



MT6797 LTE-A Smartphone Application Processor Register Table for Development Board (Part I)

Version: 1.0
Release date: 2016-07-19

Specifications are subject to change without notice.

© 2016 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Table of Contents

1	MCU and Bus Fabric	3
1.1	On-chip Memory Controller	3
1.2	External Interrupt Controller	12
1.3	System Interrupt Controller	76
1.4	Infrastructure System Configuration Module	102
1.5	External Memory Interface	256
1.6	AP_DMA.....	381
2	Clock and Power Control	566
2.1	Top Clock Generator	566
2.2	Top Reset Generator Unit.....	591
2.3	PMIC Wrapper	605
3	Peripherals.....	693
3.1	Pericfg Controller	693
3.2	GPIO Control.....	714
3.3	Keypad Scanner.....	964
3.4	UART	970
3.5	USB 2.0 High Speed Dual-Role Controller.....	989
3.6	USBPHY Register File.....	1051
3.7	SPI Interface Controller.....	1073
3.8	AUXADC.....	1079
3.9	I2C/SCCB Controller	1103
3.10	Pulse-Width Modulation (PWM)	1131
3.11	General-Purpose Timer (GPT)	1161
3.12	IRTX.....	1175
3.13	Audio System.....	1180
3.14	BTIF	1369
3.15	USIM.....	1385
3.16	WIFI-HIF.....	1397
3.17	SSUSB	1440
3.18	MSDC.....	1541

1 MCU and Bus Fabric

1.1 On-chip Memory Controller

Module name: sramrom_reg Base address: (+10202000h)

Address	Name	Width	Register Function
10202010	<u>SEC_VIO_STAT</u>	32	Security Violation Status Register
10202014	<u>SEC_VIO_ADDR</u>	32	Security Violation Address Register
10202018	<u>SEC_VIO_ACK</u>	32	Security Violation Acknowledge Register
10202020	<u>PWR_CTRL</u>	32	
10202034	<u>BOOT_META0</u>	32	META Data Register 0
10202038	<u>BOOT_META1</u>	32	META Data Register 1
1020203C	<u>BOOT_META2</u>	32	META Data Register 2
10202040	<u>BOOT_META3</u>	32	META Data Register 3
10202050	<u>BOOT_META_NR0</u>	32	Non-resettable META Data Register 0
10202054	<u>BOOT_META_NR1</u>	32	Non-resettable META Data Register 1
10202058	<u>BOOT_META_NR2</u>	32	Non-resettable META Data Register 2
1020205C	<u>BOOT_META_NR3</u>	32	Non-resettable META Data Register 3
10202080	<u>BOOT_MISC0</u>	32	Spare Register for Bootrom
10202084	<u>BOOT_MISC1</u>	32	Spare Register for Bootrom
10202088	<u>BOOT_MISC2</u>	32	Spare Register for Bootrom
1020208C	<u>BOOT_MISC3</u>	32	Spare Register for Bootrom
10202090	<u>BOOT_MISC4</u>	32	Spare Register for Bootrom
10202094	<u>BOOT_MISC5</u>	32	Spare Register for Bootrom
10202098	<u>BOOT_MISC6</u>	32	Spare Register for Bootrom
1020209C	<u>BOOT_MISC7</u>	32	Spare Register for Bootrom
102020A0	<u>MISC_LOCK_KEY</u>	32	Key for Write Misc Control Register
102020A4	<u>MISC_LOCK_CON</u>	32	Lock for Write Misc Data Register
102020A8	<u>MISC_RST_CON</u>	32	Reset Control for Misc Data Register
102020AC	<u>MISC_SEC_CON</u>	32	Security Control for Misc Data Register

10202010 SEC_VIO_STAT **Security Violation Status** **00000000**
AT **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sec_vio_rw						sec_vio_domain									
Type	RO						RO									
Reset	0						0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																sec_vio
Type																W1C
Reset																0

Bit(s)	Mnemonic	Name	Description
31		sec_vio_rw	Direction of transaction which violates security setting 0: Read 1: Write
25:24		sec_vio_domain	Indicates which domain is the transaction which violates security setting 00: Domain 0 01: Domain 1 10: Domain 2 11: Reserved
0		sec_vio	Shows violation status of SRAMROM 0: Normal 1: Security violation IRQ pending

10202014 SEC_VIO_AD **Security Violation Address** **00000000**
DR **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sec_vio_addr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sec_vio_addr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		sec_vio_addr	Address of transaction which violates security setting

10202018 SEC_VIO_ACK **Security Violation Acknowledge** **00000000**
K **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																sec_vio_ack
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0		sec_vio_ack	Acknowledges security violation Write any value to this register to clear SEC_VIO_STAT.sec_vio.

10202020 PWR_CTRL **80000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	rrb_en															
Type	RW															
Reset	1															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																rom_swrst_b
Type																RW
Reset																1

Bit(s)	Mnemonic	Name	Description
31		rrb_en	
0		rom_swrst_b	

10202034 BOOT_META0 **META Data Register 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_meta0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_meta0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_meta0	Meta data register General purpose register for boot-up process. Can be reset by WDT reset.

10202038 BOOT_META1 **META Data Register 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_meta1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_meta1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_meta1	Meta data register General purpose register for boot-up process. Can be reset by WDT reset.

1020203C BOOT_META2 **META Data Register 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_meta2															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_meta2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_meta2	Meta data register General purpose register for boot-up process. Can be reset by WDT reset.

10202040 BOOT_META3 META Data Register 3 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_meta3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_meta3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_meta3	Meta data register General purpose register for boot-up process. Can be reset by WDT reset.

10202050 BOOT_META_NRO Non-resettable META Data Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_meta_nro															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_meta_nro															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_meta_nro	Meta data register General purpose register for boot-up process. Can only be reset by HW reset; cannot be reset by WDT reset.

10202054 BOOT_META_NR1 Non-resettable META Data Register 1 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_meta_nr1															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_meta_nr1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_meta_nr1	Meta data register General purpose register for boot-up process. Can only be reset by HW reset; cannot be reset by WDT reset.

10202058 BOOT META NR2 **Non-resettable META Data Register 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_meta_nr2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_meta_nr2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_meta_nr2	Meta data register General purpose register for boot-up process. Can only be reset by HW reset; cannot be reset by WDT reset.

1020205C BOOT META NR3 **Non-resettable META Data Register 3** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_meta_nr3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_meta_nr3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_meta_nr3	Meta data register General purpose register for boot-up process. Can only be reset by HW reset; cannot be reset by WDT reset.

10202080 BOOT MISC0 **Spare Register for Bootrom** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

10202084 BOOT_MISC1 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

10202088 BOOT_MISC2 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

1020208C BOOT_MISC3 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

10202090 BOOT_MISC4 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misc0	Spare register for bootrom

10202094 BOOT_MISC5 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misc0	Spare register for bootrom

10202098 BOOT_MISC6 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misc0	Spare register for bootrom

1020209C BOOT_MISC7 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misc0															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

102020A0 MISC_LOCK_KEY **Key for Write Misc Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	misc_lock_key															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		misc_lock_key	Key for write misc control register

102020A4 MISC_LOCK_CON **Lock for Write Misc Data Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	misc_lock_con															
Type	RW															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		misc_lock_con	Lock for write misc data register

102020A8 MISC_RST_CON **Reset Control for Misc Data Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	misc_rst_con															
Type	RW															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		misc_rst_con	Reset control for misc data register

102020AC MISC_SEC_C **Security Control for Misc Data** **00000000**
ON **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name								misc_sec_con											
Type								RW											
Reset								0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
8:0		misc_sec_con	Security control for misc data register

1.2 External Interrupt Controller

Module name: ap_cirq_eint Base address: (+1000b000h)

Address	Name	Width	Register Function
1000B000	<u>EINT_STA0</u>	32	External Interrupt Status Register
1000B004	<u>EINT_STA1</u>	32	External Interrupt Status Register
1000B008	<u>EINT_STA2</u>	32	External Interrupt Status Register
1000B00C	<u>EINT_STA3</u>	32	External Interrupt Status Register
1000B010	<u>EINT_STA4</u>	32	External Interrupt Status Register
1000B014	<u>EINT_STA5</u>	32	External Interrupt Status Register
1000B040	<u>EINT_ACK0</u>	32	External Interrupt Acknowledge Register
1000B044	<u>EINT_ACK1</u>	32	External Interrupt Acknowledge Register
1000B048	<u>EINT_ACK2</u>	32	External Interrupt Acknowledge Register
1000B04C	<u>EINT_ACK3</u>	32	External Interrupt Acknowledge Register
1000B050	<u>EINT_ACK4</u>	32	External Interrupt Acknowledge Register
1000B054	<u>EINT_ACK5</u>	32	External Interrupt Acknowledge Register
1000B080	<u>EINT_MASK0</u>	32	External Interrupt Mask Register
1000B084	<u>EINT_MASK1</u>	32	External Interrupt Mask Register
1000B088	<u>EINT_MASK2</u>	32	External Interrupt Mask Register
1000B08C	<u>EINT_MASK3</u>	32	External Interrupt Mask Register
1000B090	<u>EINT_MASK4</u>	32	External Interrupt Mask Register
1000B094	<u>EINT_MASK5</u>	32	External Interrupt Mask Register
1000B0C0	<u>EINT_MASK_SET0</u>	32	External Interrupt Mask Set Register
1000B0C4	<u>EINT_MASK_SET1</u>	32	External Interrupt Mask Set Register
1000B0C8	<u>EINT_MASK_SET2</u>	32	External Interrupt Mask Set Register
1000B0CC	<u>EINT_MASK_SET3</u>	32	External Interrupt Mask Set Register
1000B0D0	<u>EINT_MASK_SET4</u>	32	External Interrupt Mask Set Register
1000B0D4	<u>EINT_MASK_SET5</u>	32	External Interrupt Mask Set Register
1000B100	<u>EINT_MASK_CLR0</u>	32	External Interrupt Mask Set Register
1000B104	<u>EINT_MASK_CLR1</u>	32	External Interrupt Mask Set Register
1000B108	<u>EINT_MASK_CLR2</u>	32	External Interrupt Mask Set Register
1000B10C	<u>EINT_MASK_CLR3</u>	32	External Interrupt Mask Set Register
1000B110	<u>EINT_MASK_CLR4</u>	32	External Interrupt Mask Set Register
1000B114	<u>EINT_MASK_CLR5</u>	32	External Interrupt Mask Set Register
1000B140	<u>EINT_SENS0</u>	32	External Interrupt Sensitivity Register
1000B144	<u>EINT_SENS1</u>	32	External Interrupt Sensitivity Register
1000B148	<u>EINT_SENS2</u>	32	External Interrupt Sensitivity Register
1000B14C	<u>EINT_SENS3</u>	32	External Interrupt Sensitivity Register
1000B150	<u>EINT_SENS4</u>	32	External Interrupt Sensitivity Register
1000B154	<u>EINT_SENS5</u>	32	External Interrupt Sensitivity Register
1000B180	<u>EINT_SENS_SET0</u>	32	External Interrupt Sensitivity Set Register
1000B184	<u>EINT_SENS_SET1</u>	32	External Interrupt Sensitivity Set Register
1000B188	<u>EINT_SENS_SET2</u>	32	External Interrupt Sensitivity Set Register
1000B18C	<u>EINT_SENS_SET3</u>	32	External Interrupt Sensitivity Set Register
1000B190	<u>EINT_SENS_SET4</u>	32	External Interrupt Sensitivity Set Register
1000B194	<u>EINT_SENS_SET5</u>	32	External Interrupt Sensitivity Set Register
1000B1C0	<u>EINT_SENS_CLR0</u>	32	External Interrupt Sensitivity Clear Register

Address	Name	Width	Register Function
1000B1C4	<u>EINT_SENS_CLR1</u>	32	External Interrupt Sensitivity Clear Register
1000B1C8	<u>EINT_SENS_CLR2</u>	32	External Interrupt Sensitivity Clear Register
1000B1CC	<u>EINT_SENS_CLR3</u>	32	External Interrupt Sensitivity Clear Register
1000B1D0	<u>EINT_SENS_CLR4</u>	32	External Interrupt Sensitivity Clear Register
1000B1D4	<u>EINT_SENS_CLR5</u>	32	External Interrupt Sensitivity Clear Register
1000B200	<u>EINT_SOFT0</u>	32	Software Interrupt Register
1000B204	<u>EINT_SOFT1</u>	32	Software Interrupt Register
1000B208	<u>EINT_SOFT2</u>	32	Software Interrupt Register
1000B20C	<u>EINT_SOFT3</u>	32	Software Interrupt Register
1000B210	<u>EINT_SOFT4</u>	32	Software Interrupt Register
1000B214	<u>EINT_SOFT5</u>	32	Software Interrupt Register
1000B240	<u>EINT_SOFT_SET0</u>	32	Software Interrupt Set Register
1000B244	<u>EINT_SOFT_SET1</u>	32	Software Interrupt Set Register
1000B248	<u>EINT_SOFT_SET2</u>	32	Software Interrupt Set Register
1000B24C	<u>EINT_SOFT_SET3</u>	32	Software Interrupt Set Register
1000B250	<u>EINT_SOFT_SET4</u>	32	Software Interrupt Set Register
1000B254	<u>EINT_SOFT_SET5</u>	32	Software Interrupt Set Register
1000B280	<u>EINT_SOFT_CLR0</u>	32	Software Interrupt Clear Register
1000B284	<u>EINT_SOFT_CLR1</u>	32	Software Interrupt Clear Register
1000B288	<u>EINT_SOFT_CLR2</u>	32	Software Interrupt Clear Register
1000B28C	<u>EINT_SOFT_CLR3</u>	32	Software Interrupt Clear Register
1000B290	<u>EINT_SOFT_CLR4</u>	32	Software Interrupt Clear Register
1000B294	<u>EINT_SOFT_CLR5</u>	32	Software Interrupt Clear Register
1000B300	<u>EINT_POL0</u>	32	External Interrupt Polarity Register
1000B304	<u>EINT_POL1</u>	32	External Interrupt Polarity Register
1000B308	<u>EINT_POL2</u>	32	External Interrupt Polarity Register
1000B30C	<u>EINT_POL3</u>	32	External Interrupt Polarity Register
1000B310	<u>EINT_POL4</u>	32	External Interrupt Polarity Register
1000B314	<u>EINT_POL5</u>	32	External Interrupt Polarity Register
1000B340	<u>EINT_POL_SET0</u>	32	External Interrupt Polarity Set Register
1000B344	<u>EINT_POL_SET1</u>	32	External Interrupt Polarity Set Register
1000B348	<u>EINT_POL_SET2</u>	32	External Interrupt Polarity Set Register
1000B34C	<u>EINT_POL_SET3</u>	32	External Interrupt Polarity Set Register
1000B350	<u>EINT_POL_SET4</u>	32	External Interrupt Polarity Set Register
1000B354	<u>EINT_POL_SET5</u>	32	External Interrupt Polarity Set Register
1000B380	<u>EINT_POL_CLR0</u>	32	External Interrupt Polarity Clear Register
1000B384	<u>EINT_POL_CLR1</u>	32	External Interrupt Polarity Clear Register
1000B388	<u>EINT_POL_CLR2</u>	32	External Interrupt Polarity Clear Register
1000B38C	<u>EINT_POL_CLR3</u>	32	External Interrupt Polarity Clear Register
1000B390	<u>EINT_POL_CLR4</u>	32	External Interrupt Polarity Clear Register
1000B394	<u>EINT_POL_CLR5</u>	32	External Interrupt Polarity Clear Register
1000B400	<u>EINT_DoEN0</u>	32	Domain o External Interrupt Enable Control Register
1000B404	<u>EINT_DoEN1</u>	32	Domain o External Interrupt Enable Control Register
1000B408	<u>EINT_DoEN2</u>	32	Domain o External Interrupt Enable Control Register
1000B40C	<u>EINT_DoEN3</u>	32	Domain o External Interrupt Enable Control Register
1000B410	<u>EINT_DoEN4</u>	32	Domain o External Interrupt Enable Control Register

Address	Name	Width	Register Function
1000B414	<u>EINT DoEN5</u>	32	Domain o External Interrupt Enable Control Register
1000B500	<u>EINT DBNC 3 0</u>	32	External Interrupt Debounce Control Register
1000B600	<u>EINT DBNC SET 3 0</u>	32	External Interrupt Debounce Control Register
1000B700	<u>EINT DBNC CLR 3 0</u>	32	External Interrupt Debounce Control Register
1000B800	<u>DEINT CON</u>	32	Direct Couple EINT Control Register
1000B840	<u>DEINT SEL 3 0</u>	32	Direct Couple EINT Select Control Register
1000B880	<u>DEINT SEL SET 3 0</u>	32	Direct Couple EINT Select Control Set Register
1000B8C0	<u>DEINT SEL CLR 3 0</u>	32	Direct Couple EINT Select Control Clear Register
1000B900	<u>EINT EEVT</u>	32	EINT Wakeup Event Status Register
1000BA00	<u>EINT RAW STA0</u>	32	External Interrupt Raw Status Register
1000BA04	<u>EINT RAW STA1</u>	32	External Interrupt Raw Status Register
1000BA08	<u>EINT RAW STA2</u>	32	External Interrupt Raw Status Register
1000BA0C	<u>EINT RAW STA3</u>	32	External Interrupt Raw Status Register
1000BA10	<u>EINT RAW STA4</u>	32	External Interrupt Raw Status Register
1000BA14	<u>EINT RAW STA5</u>	32	External Interrupt Raw Status Register
1000B504	<u>EINT DBNC 7 4</u>	32	External Interrupt Debounce Control Register
1000B604	<u>EINT DBNC SET 7 4</u>	32	External Interrupt Debounce Control Register
1000B704	<u>EINT DBNC CLR 7 4</u>	32	External Interrupt Debounce Control Register
1000B508	<u>EINT DBNC B 8</u>	32	External Interrupt Debounce Control Register
1000B608	<u>EINT DBNC SET B 8</u>	32	External Interrupt Debounce Control Register
1000B708	<u>EINT DBNC CLR B 8</u>	32	External Interrupt Debounce Control Register
1000B50C	<u>EINT DBNC F C</u>	32	External Interrupt Debounce Control Register
1000B60C	<u>EINT DBNC SET F C</u>	32	External Interrupt Debounce Control Register
1000B70C	<u>EINT DBNC CLR F C</u>	32	External Interrupt Debounce Control Register
1000B5B0	<u>EINT DBNC B 3 0</u>	32	External Interrupt Debounce Control Register
1000B6B0	<u>EINT DBNC SET B 3 0</u>	32	External Interrupt Debounce Control Register
1000B7B0	<u>EINT DBNC CLR B 3 0</u>	32	External Interrupt Debounce Control Register
1000B5B4	<u>EINT DBNC B 7 4</u>	32	External Interrupt Debounce Control Register
1000B6B4	<u>EINT DBNC SET B 7 4</u>	32	External Interrupt Debounce Control Register
1000B7B4	<u>EINT DBNC CLR B 7 4</u>	32	External Interrupt Debounce Control Register
1000BC00	<u>EINT SYNC EN0</u>	32	
1000BC04	<u>EINT SYNC EN1</u>	32	
1000BD00	<u>EINT SYNC EN S ET 0</u>	32	
1000BD04	<u>EINT SYNC EN S ET 1</u>	32	

Address	Name	Width	Register Function
1000BE00	<u>EINT_SYNC_EN_C</u> <u>LR_0</u>	32	
1000BE04	<u>EINT_SYNC_EN_C</u> <u>LR_1</u>	32	
1000BF00	<u>FPGA_EMUL_0</u>	32	FPGA EMUL Register 0
1000BF04	<u>FPGA_EMUL_1</u>	32	FPGA EMUL Register 1
1000BF08	<u>FPGA_EMUL_2</u>	32	FPGA EMUL Register 2
1000BF0C	<u>FPGA_EMUL_3</u>	32	FPGA EMUL Register 3
1000BF10	<u>FPGA_EMUL_4</u>	32	FPGA EMUL Register 4
1000BB00	<u>SECURE_EINT_EN</u>	32	SECURE_EINT_EN
1000BB10	<u>SECURE_DIR_EINT_EN</u>	32	SECURE_DIR_EINT_EN
1000BB20	<u>DCM_ON</u>	32	DCM_ON
1000BB30	<u>SECURE_STATUS</u>	32	SECURE_STATUS

1000B000 EINT_STA0 External Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_PEND0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_PEND0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_PEND0	Each bit read as 1 indicates the corresponding external interrupt is pending. 1: Compare AXI ID[9:0] (include gid[1:0])

1000B004 EINT_STA1 External Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_PEND1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_PEND1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_PEND1	Each bit read as 1 indicates the corresponding external interrupt is pending. 1: Compare AXI ID[9:0] (include gid[1:0])

1000B008 EINT_STA2 External Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_PEND2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_PEND2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_PEND2	Each bit read as 1 indicates the corresponding external interrupt is pending. 1: Compare AXI ID[9:0] (include gid[1:0])

1000B00C EINT_STA3 External Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_PEND3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_PEND3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_PEND3	Each bit read as 1 indicates the corresponding external interrupt is pending. 1: Compare AXI ID[9:0] (include gid[1:0])

1000B010 EINT_STA4 External Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_PEND4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_PEND4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_PEND4	Each bit read as 1 indicates the corresponding external interrupt is pending. 1: Compare AXI ID[9:0] (include gid[1:0])

1000B014 EINT_STA5 External Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_PEND5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_PEND5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_PEND5	Each bit read as 1 indicates the corresponding external interrupt is pending. 1: Compare AXI ID[9:0] (include gid[1:0])

1000B040 EINT_ACK0 External Interrupt Acknowledge Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_ACK0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_ACK0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_ACK0	Write 1 to specific bit to acknowledge the corresponding external interrupt.

1000B044 EINT_ACK1 External Interrupt Acknowledge Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_ACK1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_ACK1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_ACK1	Write 1 to specific bit to acknowledge the corresponding external interrupt.

1000B048 EINT_ACK2 External Interrupt Acknowledge Register 00000000

Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_ACK2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_ACK2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_ACK2	Write 1 to specific bit to acknowledge the corresponding external interrupt.

1000B04C EINT_ACK3 **External Interrupt Acknowledge** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_ACK3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_ACK3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_ACK3	Write 1 to specific bit to acknowledge the corresponding external interrupt.

1000B050 EINT_ACK4 **External Interrupt Acknowledge** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_ACK4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_ACK4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_ACK4	Write 1 to specific bit to acknowledge the corresponding external interrupt.

1000B054 EINT_ACK5 **External Interrupt Acknowledge** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_ACK5															

Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_ACK5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_ACK5	Write 1 to specific bit to acknowledge the corresponding external interrupt.

1000Bo80 EINT_MASK0 External Interrupt Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK0															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK0															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK0	External interrupt mask value

1000Bo84 EINT_MASK1 External Interrupt Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK1															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK1															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK1	External interrupt mask value

1000Bo88 EINT_MASK2 External Interrupt Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK2															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK2															
Type	RO															

Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK2	External interrupt mask value

1000B08C EINT_MASK3 External Interrupt Mask Register **FFFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK3															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK3															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK3	External interrupt mask value

1000B090 EINT_MASK4 External Interrupt Mask Register **FFFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK4															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK4															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK4	External interrupt mask value

1000B094 EINT_MASK5 External Interrupt Mask Register **FFFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK5															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK5															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK5	External interrupt mask value

1000BoCo EINT_MASK **External Interrupt Mask Set** **00000000**
SET0 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_SET0	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000BoC4 EINT_MASK **External Interrupt Mask Set** **00000000**
SET1 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_SET1	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000BoC8 EINT_MASK **External Interrupt Mask Set** **00000000**
SET2 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_SET2	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000BoCC EINT_MASK **External Interrupt Mask Set** **00000000**
Register

SET3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_SET3	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000BoDo EINT_MASK External Interrupt Mask Set 00000000
SET4 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_SET4	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000BoD4 EINT_MASK External Interrupt Mask Set 00000000
SET5 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_SET5	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000B100 EINT_MASK External Interrupt Mask Set 00000000
CLR0 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_CLR0															

Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_CLR0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_CLR0	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000B104 EINT_MASK_CLR1 External Interrupt Mask Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_CLR1	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000B108 EINT_MASK_CLR2 External Interrupt Mask Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_CLR2	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000B10C EINT_MASK_CLR3 External Interrupt Mask Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	EINT_MASK_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_CLR3	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000B110 EINT_MASK_CLR4 External Interrupt Mask Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_CLR4	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000B114 EINT_MASK_CLR5 External Interrupt Mask Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_MASK_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_MASK_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_MASK_CLR5	Write 1 to specific bit to set up the mask of corresponding external interrupt.

1000B140 EINT_SENSO External Interrupt Sensitivity Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENSO															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENSO															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS0	External interrupt sensitivity value

1000B144 EINT_SENS1 **External Interrupt Sensitivity Register** **FFFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS1															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS1															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS1	External interrupt sensitivity value

1000B148 EINT_SENS2 **External Interrupt Sensitivity Register** **FFFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS2															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS2															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS2	External interrupt sensitivity value

1000B14C EINT_SENS3 **External Interrupt Sensitivity Register** **FFFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS3															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS3															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS3	External interrupt sensitivity value

1000B150 EINT_SENS4 **External Interrupt Sensitivity Register** **FFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS4															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS4															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS4	External interrupt sensitivity value

1000B154 EINT_SENS5 **External Interrupt Sensitivity Register** **FFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS5															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS5															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS5	External interrupt sensitivity value

1000B180 EINT_SENS_SET0 **External Interrupt Sensitivity Set Register** **0000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_SET0	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B184 EINT_SENS_SET1 **External Interrupt Sensitivity Set Register** **0000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_SET1															

Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_SET1	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B188 EINT_SENS_SET2 External Interrupt Sensitivity Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_SET2	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B18C EINT_SENS_SET3 External Interrupt Sensitivity Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_SET3	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B190 EINT_SENS_SET4 External Interrupt Sensitivity Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	EINT_SENS_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_SET4	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B194 EINT_SENS_SET5 External Interrupt Sensitivity Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_SET5	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B1C0 EINT_SENS_CLR0 External Interrupt Sensitivity Clear Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_CLR0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_CLR0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_CLR0	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B1C4 EINT_SENS_CLR1 External Interrupt Sensitivity Clear Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_CLR1	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B1C8 EINT_SENS_CLR2 External Interrupt Sensitivity Clear Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_CLR2	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B1CC EINT_SENS_CLR3 External Interrupt Sensitivity Clear Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_CLR3	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B1D0 EINT_SENS_CLR4 External Interrupt Sensitivity Clear Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_CLR4	Write 1 to specific bit to set up the sensitivity of

Bit(s)	Mnemonic	Name	Description
			corresponding external interrupt.

1000B1D4 EINT_SENS_CLR5 **External Interrupt Sensitivity Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SENS_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SENS_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SENS_CLR5	Write 1 to specific bit to set up the sensitivity of corresponding external interrupt.

1000B200 EINT_SOFT0 **Software Interrupt Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT0	Software interrupt value

1000B204 EINT_SOFT1 **Software Interrupt Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT1	Software interrupt value

1000B208 EINT_SOFT2 **Software Interrupt Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	EINT_SOFT2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT2	Software interrupt value

1000B20C EINT_SOFT3 Software Interrupt Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT3	Software interrupt value

1000B210 EINT_SOFT4 Software Interrupt Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT4	Software interrupt value

1000B214 EINT_SOFT5 Software Interrupt Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT5	Software interrupt value

1000B240 EINT_SOFT SET0 **Software Interrupt Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_SET0	Write 1 to specific bit to set up the corresponding software interrupt.

1000B244 EINT_SOFT SET1 **Software Interrupt Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_SET1	Write 1 to specific bit to set up the corresponding software interrupt.

1000B248 EINT_SOFT SET2 **Software Interrupt Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_SET2	Write 1 to specific bit to set up the corresponding software interrupt.

1000B24C EINT_SOFT **SET3** **Software Interrupt Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_SET3	Write 1 to specific bit to set up the corresponding software interrupt.

1000B250 EINT_SOFT **SET4** **Software Interrupt Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_SET4	Write 1 to specific bit to set up the corresponding software interrupt.

1000B254 EINT_SOFT **SET5** **Software Interrupt Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_SET5	Write 1 to specific bit to set up the corresponding software interrupt.

1000B280 EINT_SOFT **Software Interrupt Clear Register** **00000000**

CLRo

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_CLR0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_CLR0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_CLR0	Write 1 to specific bit to set up the corresponding software interrupt.

1000B284 EINT_SOFT_CLR1 **Software Interrupt Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_CLR1	Write 1 to specific bit to set up the corresponding software interrupt.

1000B288 EINT_SOFT_CLR2 **Software Interrupt Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_CLR2	Write 1 to specific bit to set up the corresponding software interrupt.

1000B28C EINT_SOFT_CLR3 **Software Interrupt Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_CLR3															

Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_CLR3	Write 1 to specific bit to set up the corresponding software interrupt.

1000B290 EINT_SOFT_CLR4 **Software Interrupt Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_CLR4	Write 1 to specific bit to set up the corresponding software interrupt.

1000B294 EINT_SOFT_CLR5 **Software Interrupt Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_SOFT_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_SOFT_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_SOFT_CLR5	Write 1 to specific bit to set up the corresponding software interrupt.

1000B300 EINT_POLO **External Interrupt Polarity Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POLO															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	EINT_POL0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL0	External interrupt polarity value

1000B304 EINT_POL1 **External Interrupt Polarity Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL1	External interrupt polarity value

1000B308 EINT_POL2 **External Interrupt Polarity Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL2	External interrupt polarity value

1000B30C EINT_POL3 **External Interrupt Polarity Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL3	External interrupt polarity value

1000B310 EINT_POL4 External Interrupt Polarity Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL4	External interrupt polarity value

1000B314 EINT_POL5 External Interrupt Polarity Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL5	External interrupt polarity value

1000B340 EINT_POL SET External Interrupt Polarity Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_SET0	Write 1 to specific bit to set up the polarity of corresponding external interrupt.

1000B344 EINT_POL_S **External Interrupt Polarity Set** **00000000**
ET1 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_SET1	Write 1 to specific bit to set up the polarity of corresponding external interrupt.

1000B348 EINT_POL_S **External Interrupt Polarity Set** **00000000**
ET2 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_SET2	Write 1 to specific bit to set up the polarity of corresponding external interrupt.

1000B34C EINT_POL_S **External Interrupt Polarity Set** **00000000**
ET3 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_SET3	Write 1 to specific bit to set up the polarity of corresponding external interrupt.

1000B350 EINT_POL_S **External Interrupt Polarity Set** **00000000**
ET4 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	EINT_POL_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_SET4	Write 1 to specific bit to set up the polarity of corresponding external interrupt.

1000B354 EINT_POL_S **External Interrupt Polarity Set** **00000000**
ET5 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_SET5	Write 1 to specific bit to set up the polarity of corresponding external interrupt.

1000B380 EINT_POL_C **External Interrupt Polarity** **00000000**
LR0 **Clear Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_CLR0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_CLR0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_CLR0	Write 1 to specific bit to clear the polarity of corresponding external interrupt.

1000B384 EINT_POL_C **External Interrupt Polarity** **00000000**
LR1 **Clear Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_CLR1	Write 1 to specific bit to clear the polarity of corresponding external interrupt.

1000B388 EINT_POL_C LR2 **External Interrupt Polarity Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_CLR2	Write 1 to specific bit to clear the polarity of corresponding external interrupt.

1000B38C EINT_POL_C LR3 **External Interrupt Polarity Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_CLR3	Write 1 to specific bit to clear the polarity of corresponding external interrupt.

1000B390 EINT_POL_C LR4 **External Interrupt Polarity Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_CLR4															
Type	WO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_CLR4	Write 1 to specific bit to clear the polarity of corresponding external interrupt.

1000B394 EINT_POL_C **External Interrupt Polarity** **00000000**
LR5 **Clear Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_POL_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_POL_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_POL_CLR5	Write 1 to specific bit to clear the polarity of corresponding external interrupt.

1000B400 EINT_DoENo **Domain 0 External Interrupt** **00000000**
Enable Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_DoENo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_DoENo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DoENo	Write 1 to specific bit to enable the corresponding software external interrupt in domain 0.

1000B404 EINT_DoEN1 **Domain 0 External Interrupt** **00000000**
Enable Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_DoEN1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_DoEN1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DoEN1	Write 1 to specific bit to enable the corresponding software external interrupt in domain 0.

1000B408 EINT DoEN2 **Domain 0 External Interrupt** **00000000**
Enable Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_DoEN2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_DoEN2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DoEN2	Write 1 to specific bit to enable the corresponding software external interrupt in domain 0.

1000B40C EINT DoEN3 **Domain 0 External Interrupt** **00000000**
Enable Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_DoEN3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_DoEN3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DoEN3	Write 1 to specific bit to enable the corresponding software external interrupt in domain 0.

1000B410 EINT DoEN4 **Domain 0 External Interrupt** **00000000**
Enable Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_DoEN4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_DoEN4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DoEN4	Write 1 to specific bit to enable the corresponding software external interrupt in domain 0.

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

1000B414 EINT_DoEN5 **Domain 0 External Interrupt Enable Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_DoEN5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_DoEN5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_DoEN5	Write 1 to specific bit to enable the corresponding software external interrupt in domain 0.

1000B500 EINT_DBNC **External Interrupt Debounce Control Register** **00000000**

3 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING3						DBNC_RST3	EN3	DBNC_SETTING2						DBNC_RST2	EN2
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING1						DBNC_RST1	EN1	DBNC_SETTING0						DBNC_RST0	EN0
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING3	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST3	Resets de-bounce counter 0: Negative 1: Positive
24		EN3	Enables de-bounce function 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
23:20		DBNC_SETTING2	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST2	Resets de-bounce counter 0: Negative 1: Positive
16		EN2	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING1	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST1	Resets de-bounce counter 0: Negative 1: Positive
8		EN1	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING0	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST0	Resets de-bounce counter 0: Negative 1: Positive
0		EN0	Enables de-bounce function 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

1000B600 EINT_DBNC SET 3 0 External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING_SET3						DBNC_RST_SET3	EN_SET3	DBNC_SETTING_SET2						DBNC_RST_SET2	EN_SET2
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING_SET1						DBNC_RST_SET1	EN_SET1	DBNC_SETTING_SET0						DBNC_RST_SET0	EN_SET0
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:28		DBNC_SETTING_SET3	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST_SET3	Resets de-bounce counter 0: Negative 1: Positive
24		EN_SET3	Enables de-bounce function 0: Disable 1: Enable
23:20		DBNC_SETTING_SET2	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST_SET2	Resets de-bounce counter 0: Negative 1: Positive
16		EN_SET2	Enables de-bounce function 0: Disable

Bit(s)	Mnemonic	Name	Description
15:12		DBNC_SETTING_SET1	De-bounce setting 1: Enable 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST_SET1	Resets de-bounce counter 0: Negative 1: Positive
8		EN_SET1	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING_SET0	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST_SET0	Resets de-bounce counter 0: Negative 1: Positive
0		EN_SET0	Enables de-bounce function 0: Disable 1: Enable

1000B700 EINT_DBNC CLR_3_0 External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	DBNC_SETTING_CLR_CLR3						DBNC_RST_3	EN_CLR3		DBNC_SETTING_CLR_CLR2						DBNC_RST_2	EN_CLR2
Type	WO						WO	WO		WO						WO	WO
Reset	0	0	0	0			0	0		0	0	0			0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	DBNC_SETTING_CLR_CLR1						DBNC_RST_1	EN_CLR1		DBNC_SETTING_CLR_CLR0						DBNC_RST_0	EN_CLR0
Type	WO						WO	WO		WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0	

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_C LR_CLR3	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST3	Resets de-bounce counter 0: Negative 1: Positive
24		EN_CLR3	Enables de-bounce function 0: Disable 1: Enable
22:20		DBNC_SETTING_C LR_CLR2	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST2	Resets de-bounce counter 0: Negative 1: Positive
16		EN_CLR2	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING_C LR_CLR1	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST1	Resets de-bounce counter 0: Negative 1: Positive
8		EN_CLR1	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING_C	De-bounce setting

Bit(s)	Mnemonic	Name	Description
		LR_CLR0	0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST0	Resets de-bounce counter 0: Negative 1: Positive
0		EN_CLR0	Enables de-bounce function 0: Disable 1: Enable

1000B800 DEINT_CON **Direct Couple EINT Control** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													DEINT_CO N3	DEINT_CO N2	DEINT_CO N1	DEINT_CO N0
Type													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3		DEINT_CON3	Controls direct couple EINT3 0: Disable 1: Enable
2		DEINT_CON2	Controls direct couple EINT2 0: Disable 1: Enable
1		DEINT_CON1	Controls direct couple EINT1 0: Disable 1: Enable
0		DEINT_CON0	Controls direct couple EINT0 0: Disable 1: Enable

1000B840 DEINT_SEL **Direct Couple EINT Select** **00000000**
3 0 **Control Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEINT_SEL3								DEINT_SEL2							
Type	RO								RO							

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEINT_SEL1								DEINT_SELo							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		DEINT_SEL3	Selects direct couple EINT3 #: EINT number
23:16		DEINT_SEL2	Selects direct couple EINT2 #: EINT number
15:8		DEINT_SEL1	Selects direct couple EINT1 #: EINT number
7:0		DEINT_SELo	Selects direct couple EINTo #: EINT number

1000B880 DEINT_SEL SET 3 0 **Direct Couple EINT Select Control Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEINT_SEL3								DEINT_SEL2							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEINT_SEL1								DEINT_SELo							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		DEINT_SEL3	Sets up direct couple EINT3 selection #: EINT number
23:16		DEINT_SEL2	Sets up direct couple EINT2 selection #: EINT number
15:8		DEINT_SEL1	Sets up direct couple EINT1 selection #: EINT number
7:0		DEINT_SELo	Sets up direct couple EINTo selection #: EINT number

1000B8C0 DEINT_SEL CLR 3 0 **Direct Couple EINT Select Control Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEINT_SEL3								DEINT_SEL2							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEINT_SEL1								DEINT_SELo							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
31:24		DEINT_SEL3	Clears direct couple EINT3 selection #: EINT number
23:16		DEINT_SEL2	Clears direct couple EINT2 selection #: EINT number
15:8		DEINT_SEL1	Clears direct couple EINT1 selection #: EINT number
7:0		DEINT_SEL0	Clears direct couple EINT0 selection #: EINT number

1000B900 EINT_EEVT EINT Wakeup Event Status Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EINT_EEVT
Type																RO
Reset																1

Bit(s)	Mnemonic	Name	Description
0		EINT_EEVT	EINT wakeup event status

1000BA00 EINT_RAW_S External Interrupt Raw Status Register 00000000
TA0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_RAW_PENDO															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_RAW_PENDO															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_RAW_PENDO	Each bit read as 1 indicates the corresponding external interrupt is pending (no matter it's mask or not). 1: Compare AXI ID[9:0] (include gid[1:0])

1000BA04 EINT_RAW_S External Interrupt Raw Status Register 00000000
TA1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_RAW_PEND1															
Type	RO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_RAW_PEND1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_RAW_PEND1	Each bit read as 1 indicates the corresponding external interrupt is pending (no matter it is mask or not). 1: Compare AXI ID[9:0] (include gid[1:0])

1000BA08 EINT_RAW_S TA2 External Interrupt Raw Status Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_RAW_PEND2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_RAW_PEND2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_RAW_PEND2	Each bit read as 1 indicates the corresponding external interrupt is pending (no matter it is mask or not). 1: Compare AXI ID[9:0] (include gid[1:0])

1000BA0C EINT_RAW_S TA3 External Interrupt Raw Status Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_RAW_PEND3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_RAW_PEND3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_RAW_PEND3	Each bit read as 1 indicates the corresponding external interrupt is pending (no matter it is mask or not). 1: Compare AXI ID[9:0] (include gid[1:0])

1000BA10 EINT_RAW_S TA4 External Interrupt Raw Status Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_RAW_PEND4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_RAW_PEND4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_RAW_PEND4	Each bit read as 1 indicates the corresponding external interrupt is pending (no matter it is mask or not). 1: Compare AXI ID[9:0] (include gid[1:0])

1000BA14 EINT_RAW_S TA5 External Interrupt Raw Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_RAW_PEND5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_RAW_PEND5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		EINT_RAW_PEND5	Each bit read as 1 indicates the corresponding external interrupt is pending (no matter it is mask or not). 1: Compare AXI ID[9:0] (include gid[1:0])

1000B504 EINT_DBNC 7_4 External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING7						DBNC_RST7	EN7	DBNC_SETTING6						DBNC_RST6	EN6
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING5						DBNC_RST5	EN5	DBNC_SETTING4						DBNC_RST4	EN4
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING7	De-bounce setting 0000: 0.125ms 0001: 0.25ms

Bit(s)	Mnemonic	Name	Description
			0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST7	Resets de-bounce counter 0: Negative 1: Positive
24		EN7	Enables de-bounce function 0: Disable 1: Enable
23:20		DBNC_SETTING6	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST6	Resets de-bounce counter 0: Negative 1: Positive
16		EN6	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING5	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST5	Resets de-bounce counter 0: Negative 1: Positive
8		EN5	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING4	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms

Bit(s)	Mnemonic	Name	Description
			0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST4	Resets de-bounce counter 0: Negative 1: Positive
0		EN4	Enables de-bounce function 0: Disable 1: Enable

1000B604 EINT_DBNC SET 7 4 External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING_SET7						DBNC_RST_SET7	EN_SET7	DBNC_SETTING_SET6						DBNC_RST_SET6	EN_SET6
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING_SET5						DBNC_RST_SET5	EN_SET5	DBNC_SETTING_SET4						DBNC_RST_SET4	EN_SET4
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_SET7	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST_SET7	Resets de-bounce counter 0: Negative 1: Positive
24		EN_SET7	Enables de-bounce function 0: Disable 1: Enable
23:20		DBNC_SETTING_SET6	De-bounce setting 0000: 0.125ms 0001: 0.25ms

Bit(s)	Mnemonic	Name	Description
			0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST_SET6	Resets de-bounce counter 0: Negative 1: Positive
16		EN_SET6	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING_SET5	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST_SET5	Resets de-bounce counter 0: Negative 1: Positive
8		EN_SET5	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING_SET4	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST_SET4	Resets de-bounce counter 0: Negative 1: Positive
0		EN_SET4	Enables de-bounce function 0: Disable 1: Enable

1000B704 EINT_DBNC

External Interrupt Debounce

00000000

CLR 7 4 Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	DBNC_SETTING_CLR_CLR7						DBNC_RST7	EN_CLR7			DBNC_SETTING_CLR_CLR6						DBNC_RST6	EN_CLR6
Type	WO						WO	WO			WO						WO	WO
Reset	0	0	0	0			0	0			0	0	0			0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	DBNC_SETTING_CLR_CLR5						DBNC_RST5	EN_CLR5			DBNC_SETTING_CLR_CLR4						DBNC_RST4	EN_CLR4
Type	WO						WO	WO			WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0		

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_CLR_CLR7	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST7	Resets de-bounce counter 0: Negative 1: Positive
24		EN_CLR7	Enables de-bounce function 0: Disable 1: Enable
22:20		DBNC_SETTING_CLR_CLR6	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST6	Resets de-bounce counter 0: Negative 1: Positive
16		EN_CLR6	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING_CLR_CLR5	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms

Bit(s)	Mnemonic	Name	Description
			0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST5	Resets de-bounce counter 0: Negative 1: Positive
8		EN_CLR5	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING_CLR_CLR4	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST4	Resets de-bounce counter 0: Negative 1: Positive
0		EN_CLR4	Enables de-bounce function 0: Disable 1: Enable

1000B508 EINT_DBNC B 8 External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING11						DBNC_RST11	EN11	DBNC_SETTING10						DBNC_RST10	EN10
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING9						DBNC_RST9	EN9	DBNC_SETTING8						DBNC_RST8	EN8
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING11	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms

Bit(s)	Mnemonic	Name	Description
			0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST11	Resets de-bounce counter 0: Negative 1: Positive
24		EN11	Enables de-bounce function 0: Disable 1: Enable
23:20		DBNC_SETTING10	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST10	Resets de-bounce counter 0: Negative 1: Positive
16		EN10	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING9	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST9	Resets de-bounce counter 0: Negative 1: Positive
8		EN9	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING8	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms

Bit(s)	Mnemonic	Name	Description
			0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST8	Resets de-bounce counter 0: Negative 1: Positive
0		EN8	Enables de-bounce function 0: Disable 1: Enable

1000B608 EINT_DBNC SET B 8 External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	DBNC_SETTING_SET11						DBNC_RST_SET11	EN_SET11	DBNC_SETTING_SET10								DBNC_RST_SET10	EN_SET10
Type	WO						WO	WO	WO								WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	DBNC_SETTING_SET9						DBNC_RST_SET9	EN_SET9	DBNC_SETTING_SET8								DBNC_RST_SET8	EN_SET8
Type	WO						WO	WO	WO								WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0		

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_SET11	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST_SET11	Resets de-bounce counter 0: Negative 1: Positive
24		EN_SET11	Enables de-bounce function 0: Disable 1: Enable
23:20		DBNC_SETTING_SET10	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms

Bit(s)	Mnemonic	Name	Description
			0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST_SET10	Resets de-bounce counter 0: Negative 1: Positive
16		EN_SET10	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING_SET9	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST_SET9	Resets de-bounce counter 0: Negative 1: Positive
8		EN_SET9	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING_SET8	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST_SET8	Resets de-bounce counter 0: Negative 1: Positive
0		EN_SET8	Enables de-bounce function 0: Disable 1: Enable

1000B708 EINT_DBNC CLR B 8 External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Name	DBNC_SETTING_CLR_CLR11						DBNC_RST11	EN_CLR11		DBNC_SETTING_CLR_CLR10						DBNC_RST10	EN_CLR10
Type	WO						WO	WO		WO						WO	WO
Reset	0	0	0	0			0	0		0	0	0			0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	DBNC_SETTING_CLR_CLR9						DBNC_RST9	EN_CLR9		DBNC_SETTING_CLR_CLR8						DBNC_RST8	EN_CLR8
Type	WO						WO	WO		WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0	

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_CLR_CLR11	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST11	Resets de-bounce counter 0: Negative 1: Positive
24		EN_CLR11	Enables de-bounce function 0: Disable 1: Enable
22:20		DBNC_SETTING_CLR_CLR10	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST10	Resets de-bounce counter 0: Negative 1: Positive
16		EN_CLR10	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING_CLR_CLR9	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms

Bit(s)	Mnemonic	Name	Description
			0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST9	Resets de-bounce counter 0: Negative 1: Positive
8		EN_CLR9	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING_C LR_CLR8	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST8	Resets de-bounce counter 0: Negative 1: Positive
0		EN_CLR8	Enables de-bounce function 0: Disable 1: Enable

1000B50C EINT_DBNC_F_C External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING15						DBNC_RST15	EN15	DBNC_SETTING14						DBNC_RST14	EN14
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING13						DBNC_RST13	EN13	DBNC_SETTING12						DBNC_RST12	EN12
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING15	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms

Bit(s)	Mnemonic	Name	Description
			0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST15	Resets de-bounce counter 0: Negative 1: Positive
24		EN15	Enables de-bounce function 0: Disable 1: Enable
23:20		DBNC_SETTING14	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST14	Resets de-bounce counter 0: Negative 1: Positive
16		EN14	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING13	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST13	Resets de-bounce counter 0: Negative 1: Positive
8		EN13	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING12	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms

Bit(s)	Mnemonic	Name	Description
1		DBNC_RST12	0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms Resets de-bounce counter 0: Negative 1: Positive
0		EN12	Enables de-bounce function 0: Disable 1: Enable

1000B60C EINT_DBNC SET F C External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING_SET15						DBNC_RST_SET15	EN_SET15	DBNC_SETTING_SET14						DBNC_RST_SET14	EN_SET14
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING_SET13						DBNC_RST_SET13	EN_SET13	DBNC_SETTING_SET12						DBNC_RST_SET12	EN_SET12
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_SET15	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST_SET15	Resets de-bounce counter 0: Negative 1: Positive
24		EN_SET15	Enables de-bounce function 0: Disable 1: Enable
23:20		DBNC_SETTING_SET14	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms

Bit(s)	Mnemonic	Name	Description
			0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST_SET14	Resets de-bounce counter 0: Negative 1: Positive
16		EN_SET14	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING_SET13	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST_SET13	Resets de-bounce counter 0: Negative 1: Positive
8		EN_SET13	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING_SET12	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST_SET12	Resets de-bounce counter 0: Negative 1: Positive
0		EN_SET12	Enables de-bounce function 0: Disable 1: Enable

1000B70C EINT_DBNC_ External Interrupt Debounce Control Register 00000000
CLR_F_C CLR15 CLR14

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING_CLR CLR15						DBNC_RST	EN_CLR15		DBNC_SETTING_CLR CLR14					DBNC_RST	EN_CLR14

							15									14	
Type	WO						WO	WO		WO						WO	WO
Reset	0	0	0	0			0	0		0	0	0			0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	DBNC_SETTING_CLR_CLR13						DBNC_RST_13	EN_CLR13		DBNC_SETTING_CLR_CLR12						DBNC_RST_12	EN_CLR12
Type	WO						WO	WO		WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0	

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_CLR_CLR15	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
25		DBNC_RST15	Resets de-bounce counter 0: Negative 1: Positive
24		EN_CLR15	Enables de-bounce function 0: Disable 1: Enable
22:20		DBNC_SETTING_CLR_CLR14	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
17		DBNC_RST14	Resets de-bounce counter 0: Negative 1: Positive
16		EN_CLR14	Enables de-bounce function 0: Disable 1: Enable
15:12		DBNC_SETTING_CLR_CLR13	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms

Bit(s)	Mnemonic	Name	Description
			1000: 256ms 1001: 512ms Others: 0.5ms
9		DBNC_RST13	Resets de-bounce counter 0: Negative 1: Positive
8		EN_CLR13	Enables de-bounce function 0: Disable 1: Enable
7:4		DBNC_SETTING_C LR_CLR12	De-bounce setting 0000: 0.125ms 0001: 0.25ms 0010: 0.5ms 0011: 1ms 0100: 16ms 0101: 32ms 0110: 64ms 0111: 128ms 1000: 256ms 1001: 512ms Others: 0.5ms
1		DBNC_RST12	Resets de-bounce counter 0: Negative 1: Positive
0		EN_CLR12	Enables de-bounce function 0: Disable 1: Enable

1000B5B0 EINT_DBNC External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING148						DBNC_RST148	EN148	DBNC_SETTING147						DBNC_RST147	EN147
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING146						DBNC_RST146	EN146	DBNC_SETTING145						DBNC_RST145	EN145
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING148	
25		DBNC_RST148	
24		EN148	
23:20		DBNC_SETTING147	
17		DBNC_RST147	
16		EN147	
15:12		DBNC_SETTING146	
9		DBNC_RST146	
8		EN146	

Bit(s)	Mnemonic	Name	Description
7:4		DBNC_SETTING14 5	
1		DBNC_RST145	
0		EN145	

1000B6Bo EINT DBNC External Interrupt Debounce Control Register 00000000
SET B 3 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING_SET148						DBNC_RST_SET148	EN_SET148	DBNC_SETTING_SET147						DBNC_RST_SET147	EN_SET147
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING_SET146						DBNC_RST_SET146	EN_SET146	DBNC_SETTING_SET145						DBNC_RST_SET145	EN_SET145
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_S ET148	
25		DBNC_RST_SET14 8	
24		EN_SET148	
23:20		DBNC_SETTING_S ET147	
17		DBNC_RST_SET14 7	
16		EN_SET147	
15:12		DBNC_SETTING_S ET146	
9		DBNC_RST_SET14 6	
8		EN_SET146	
7:4		DBNC_SETTING_S ET145	
1		DBNC_RST_SET14 5	
0		EN_SET145	

1000B7Bo EINT DBNC External Interrupt Debounce Control Register 00000000
CLR B 3 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING_CLR CLR148						DBNC_RST_LR148	EN_CLR148	DBNC_SETTING_CLR CLR147						DBNC_RST_LR147	EN_CLR147
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0		0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING_CLR CLR146						DBNC_RST_LR146	EN_CLR146	DBNC_SETTING_CLR CLR145						DBNC_RST_LR145	EN_CLR145
Type	WO						WO	WO	WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_C	
		LR_CLR148	
25		DBNC_RST148	
24		EN_CLR148	
22:20		DBNC_SETTING_C	
		LR_CLR147	
17		DBNC_RST147	
16		EN_CLR147	
15:12		DBNC_SETTING_C	
		LR_CLR146	
9		DBNC_RST146	
8		EN_CLR146	
7:4		DBNC_SETTING_C	
		LR_CLR145	
1		DBNC_RST145	
0		EN_CLR145	

1000B5B4 EINT_DBNC External Interrupt Debounce Control Register **00000000**
B 7 4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING152						DBNC_RST152	EN152	DBNC_SETTING151						DBNC_RST151	EN151
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBNC_SETTING150						DBNC_RST150	EN150	DBNC_SETTING149						DBNC_RST149	EN149
Type	RO						RO	RO	RO						RO	RO
Reset	0	0	0	0			0	0	0	0	0	0			0	0

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING15 2	
25		DBNC_RST152	
24		EN152	
23:20		DBNC_SETTING15 1	
17		DBNC_RST151	
16		EN151	
15:12		DBNC_SETTING15 0	
9		DBNC_RST150	
8		EN150	
7:4		DBNC_SETTING14 9	
1		DBNC_RST149	
0		EN149	

1000B6B4 EINT_DBNC External Interrupt Debounce Control Register **00000000**
SET B 7 4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBNC_SETTING_SET152						DBNC_RST152	EN152	DBNC_SETTING_SET151						DBNC_RST151	EN151

								<u>SET</u> 152	2						<u>SET</u> 151	1	
Type	WO						WO	WO		WO						WO	WO
Reset	0	0	0	0			0	0	0	0	0	0			0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	DBNC_SETTING_SET1 50						DBNC RST SET 150	EN_S ET15 0	DBNC_SETTING_SET1 49						DBNC RST SET 149	EN_S ET14 9	
Type	WO						WO	WO	WO						WO	WO	
Reset	0	0	0	0			0	0	0	0	0	0			0	0	

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_S ET152	
25		DBNC_RST_SET15 2	
24		EN_SET152	
23:20		DBNC_SETTING_S ET151	
17		DBNC_RST_SET15 1	
16		EN_SET151	
15:12		DBNC_SETTING_S ET150	
9		DBNC_RST_SET15 0	
8		EN_SET150	
7:4		DBNC_SETTING_S ET149	
1		DBNC_RST_SET14 9	
0		EN_SET149	

1000B7B4 EINT_DBNC CLR B 7 4 External Interrupt Debounce Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	DBNC_SETTING_CLR CLR152						DBNC RST LR15 2	EN_C LR15 2		DBNC_SETTING_CLR_CLR151						DBNC RST LR15 1	EN_C LR15 1
Type	WO						WO	WO		WO						WO	WO
Reset	0	0	0	0			0	0		0	0	0			0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	DBNC_SETTING_CLR_CLR150						DBNC RST LR15 0	EN_C LR15 0	DBNC_SETTING_CLR_CLR149						DBNC RST LR14 9	EN_C LR14 9	
Type	WO						WO	WO	WO						WO	WO	
Reset	0	0	0	0			0	0	0	0	0	0			0	0	

Bit(s)	Mnemonic	Name	Description
31:28		DBNC_SETTING_C LR_CLR152	
25		DBNC_RST152	
24		EN_CLR152	
22:20		DBNC_SETTING_C LR_CLR151	
17		DBNC_RST151	
16		EN_CLR151	
15:12		DBNC_SETTING_C	

Bit(s)	Mnemonic	Name	Description
9		LR_CLR150	
8		DBNC_RST150	
7:4		EN_CLR150	
		DBNC_SETTING_C	
1		LR_CLR149	
0		DBNC_RST149	
		EN_CLR149	

1000BC00 EINT_SYNC **FFFFFFF**
ENO

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SYNC_ENo															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYNC_ENo															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		SYNC_ENo	If the register is 0, it means the interrupt cannot be received. Bit Y, control $y*4+3: y*4$ eint 0: Disable sync 1: Enable sync

1000BC04 EINT_SYNC **0000FFFF**
EN1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYNC_EN1															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15:0		SYNC_EN1	If the register is 0, it means the interrupt cannot be received. Bit Y, control $128+y*4+3: 128+ y*4$ eint 0: Disable sync 1: Enable sync

1000BD00 EINT_SYNC **00000000**
EN_SET_0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SYNC_EN_SET_0															

Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYNC_EN_SET_0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		SYNC_EN_SET_0	Set EN0 to 1. 0: Disable 1: Enable

1000BD04 EINT_SYNC **00000000**
EN_SET_1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYNC_EN_SET_1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		SYNC_EN_SET_1	Set EN1 to 1. 0: Disable 1: Enable

1000BE00 EINT_SYNC **00000000**
EN_CLR_0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SYNC_EN_CLR_0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYNC_EN_CLR_0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		SYNC_EN_CLR_0	Set EN0 to 1. 0: Disable 1: Enable

1000BE04 EINT_SYNC **00000000**
EN_CLR_1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYNC_EN_CLR_1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		SYNC_EN_CLR_1	Set EN1 to 1. 0: Disable 1: Enable

1000BF00 FPGA_EMUL_0 FPGA EMUL Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FPGA_EMUL_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FPGA_EMUL_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		FPGA_EMUL_0	Pretends IOPAD

1000BF04 FPGA_EMUL_1 FPGA EMUL Register 1 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FPGA_EMUL_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FPGA_EMUL_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		FPGA_EMUL_1	Pretends IOPAD

1000BF08 FPGA_EMUL_2 FPGA EMUL Register 2 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FPGA_EMUL_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	FPGA_EMUL_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		FPGA_EMUL_2	Pretends IOPAD

1000BF0C FPGA_EMUL **FPGA EMUL Register 3** **00000000**
3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FPGA_EMUL_3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FPGA_EMUL_3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		FPGA_EMUL_3	Pretends IOPAD

1000BF10 FPGA_EMUL **FPGA EMUL Register 4** **00000000**
4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FPGA_EMUL_4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FPGA_EMUL_4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		FPGA_EMUL_4	Pretends IOPAD

1000BB00 SECURE_EINT_EN **SECURE_EINT_EN** **00000000**
T_EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	secure_en															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		secure_en	Controls EINT15-0 is secure path or not

1000BB10 SECURE_DIR SECURE_DIR_EINT_EN **00000000**
EINT_EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													direct_secure_en			
Type													RW			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0		direct_secure_en	Controls direct IRQ 3~0 is secure path or not

1000BB20 DCM_ON DCM_ON **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																dcm_on
Type																RW
Reset																1

Bit(s)	Mnemonic	Name	Description
0		dcm_on	Controls DCM enable

1000BB30 SECURE_STA SECURE_STATUS **00000000**
TUS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	secure_status															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		secure_status	Same meaning as status Will be 1 only when secure enable and interrupt occurs.

1.3 System Interrupt Controller

Module name: sys_cirq Base address: (+10204000h)

Address	Name	Width	Register Function
10204000	<u>CIRQ_STA0</u>	32	System CIRQ Status Register
10204004	<u>CIRQ_STA1</u>	32	System CIRQ Status Register
10204008	<u>CIRQ_STA2</u>	32	System CIRQ Status Register
1020400C	<u>CIRQ_STA3</u>	32	System CIRQ Status Register
10204010	<u>CIRQ_STA4</u>	32	System CIRQ Status Register
10204014	<u>CIRQ_STA5</u>	32	System CIRQ Status Register
10204018	<u>CIRQ_STA6</u>	32	System CIRQ Status Register
10204040	<u>CIRQ_ACK0</u>	32	System CIRQ Acknowledge Register
10204044	<u>CIRQ_ACK1</u>	32	System CIRQ Acknowledge Register
10204048	<u>CIRQ_ACK2</u>	32	System CIRQ Acknowledge Register
1020404C	<u>CIRQ_ACK3</u>	32	System CIRQ Acknowledge Register
10204050	<u>CIRQ_ACK4</u>	32	System CIRQ Acknowledge Register
10204054	<u>CIRQ_ACK5</u>	32	System CIRQ Acknowledge Register
10204058	<u>CIRQ_ACK6</u>	32	System CIRQ Acknowledge Register
10204080	<u>CIRQ_MASK0</u>	32	System CIRQ Mask Register
10204084	<u>CIRQ_MASK1</u>	32	System CIRQ Mask Register
10204088	<u>CIRQ_MASK2</u>	32	System CIRQ Mask Register
1020408C	<u>CIRQ_MASK3</u>	32	System CIRQ Mask Register
10204090	<u>CIRQ_MASK4</u>	32	System CIRQ Mask Register
10204094	<u>CIRQ_MASK5</u>	32	System CIRQ Mask Register
10204098	<u>CIRQ_MASK6</u>	32	System CIRQ Mask Register
102040C0	<u>CIRQ_MASK_SET0</u>	32	System CIRQ Mask Set Register
102040C4	<u>CIRQ_MASK_SET1</u>	32	System CIRQ Mask Set Register
102040C8	<u>CIRQ_MASK_SET2</u>	32	System CIRQ Mask Set Register
102040CC	<u>CIRQ_MASK_SET3</u>	32	System CIRQ Mask Set Register
102040D0	<u>CIRQ_MASK_SET4</u>	32	System CIRQ Mask Set Register
102040D4	<u>CIRQ_MASK_SET5</u>	32	System CIRQ Mask Set Register
102040D8	<u>CIRQ_MASK_SET6</u>	32	System CIRQ Mask Set Register
10204100	<u>CIRQ_MASK_CLR0</u>	32	System CIRQ Mask Set Register
10204104	<u>CIRQ_MASK_CLR1</u>	32	System CIRQ Mask Set Register
10204108	<u>CIRQ_MASK_CLR2</u>	32	System CIRQ Mask Set Register
1020410C	<u>CIRQ_MASK_CLR3</u>	32	System CIRQ Mask Set Register
10204110	<u>CIRQ_MASK_CLR4</u>	32	System CIRQ Mask Set Register
10204114	<u>CIRQ_MASK_CLR5</u>	32	System CIRQ Mask Set Register
10204118	<u>CIRQ_MASK_CLR6</u>	32	System CIRQ Mask Set Register
10204140	<u>CIRQ_SENS0</u>	32	System CIRQ Sensitivity Register
10204144	<u>CIRQ_SENS1</u>	32	System CIRQ Sensitivity Register
10204148	<u>CIRQ_SENS2</u>	32	System CIRQ Sensitivity Register
1020414C	<u>CIRQ_SENS3</u>	32	System CIRQ Sensitivity Register
10204150	<u>CIRQ_SENS4</u>	32	System CIRQ Sensitivity Register
10204154	<u>CIRQ_SENS5</u>	32	System CIRQ Sensitivity Register
10204158	<u>CIRQ_SENS6</u>	32	System CIRQ Sensitivity Register
10204180	<u>CIRQ_SENS_SET0</u>	32	System CIRQ Sensitivity Set Register

Address	Name	Width	Register Function
10204184	<u>CIRQ_SENS_SET1</u>	32	System CIRQ Sensitivity Set Register
10204188	<u>CIRQ_SENS_SET2</u>	32	System CIRQ Sensitivity Set Register
1020418C	<u>CIRQ_SENS_SET3</u>	32	System CIRQ Sensitivity Set Register
10204190	<u>CIRQ_SENS_SET4</u>	32	System CIRQ Sensitivity Set Register
10204194	<u>CIRQ_SENS_SET5</u>	32	System CIRQ Sensitivity Set Register
10204198	<u>CIRQ_SENS_SET6</u>	32	System CIRQ Sensitivity Set Register
102041C0	<u>CIRQ_SENS_CLR0</u>	32	System CIRQ Sensitivity Clear Register
102041C4	<u>CIRQ_SENS_CLR1</u>	32	System CIRQ Sensitivity Clear Register
102041C8	<u>CIRQ_SENS_CLR2</u>	32	System CIRQ Sensitivity Clear Register
102041CC	<u>CIRQ_SENS_CLR3</u>	32	System CIRQ Sensitivity Clear Register
102041D0	<u>CIRQ_SENS_CLR4</u>	32	System CIRQ Sensitivity Clear Register
102041D4	<u>CIRQ_SENS_CLR5</u>	32	System CIRQ Sensitivity Clear Register
102041D8	<u>CIRQ_SENS_CLR6</u>	32	System CIRQ Sensitivity Clear Register
10204200	<u>CIRQ_POL0</u>	32	External Interrupt Polarity Register
10204204	<u>CIRQ_POL1</u>	32	External Interrupt Polarity Register
10204208	<u>CIRQ_POL2</u>	32	External Interrupt Polarity Register
1020420C	<u>CIRQ_POL3</u>	32	External Interrupt Polarity Register
10204210	<u>CIRQ_POL4</u>	32	External Interrupt Polarity Register
10204214	<u>CIRQ_POL5</u>	32	External Interrupt Polarity Register
10204218	<u>CIRQ_POL6</u>	32	External Interrupt Polarity Register
10204240	<u>CIRQ_POL_SET0</u>	32	External Interrupt Polarity Set Register
10204244	<u>CIRQ_POL_SET1</u>	32	External Interrupt Polarity Set Register
10204248	<u>CIRQ_POL_SET2</u>	32	External Interrupt Polarity Set Register
1020424C	<u>CIRQ_POL_SET3</u>	32	External Interrupt Polarity Set Register
10204250	<u>CIRQ_POL_SET4</u>	32	External Interrupt Polarity Set Register
10204254	<u>CIRQ_POL_SET5</u>	32	External Interrupt Polarity Set Register
10204258	<u>CIRQ_POL_SET6</u>	32	External Interrupt Polarity Set Register
10204280	<u>CIRQ_POL_CLR0</u>	32	External Interrupt Polarity Clear Register
10204284	<u>CIRQ_POL_CLR1</u>	32	External Interrupt Polarity Clear Register
10204288	<u>CIRQ_POL_CLR2</u>	32	External Interrupt Polarity Clear Register
1020428C	<u>CIRQ_POL_CLR3</u>	32	External Interrupt Polarity Clear Register
10204290	<u>CIRQ_POL_CLR4</u>	32	External Interrupt Polarity Clear Register
10204294	<u>CIRQ_POL_CLR5</u>	32	External Interrupt Polarity Clear Register
10204298	<u>CIRQ_POL_CLR6</u>	32	External Interrupt Polarity Clear Register
10204300	<u>CIRQ_CON</u>	32	Sytem CIRQ Control Register

10204000 <u>CIRQ_STA0</u>		System CIRQ Status Register														00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	CIRQ_PEND0																
Type	RO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CIRQ_PEND0																
Type	RO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_PEND0	Each bit read as 1 indicates the corresponding system CIRQ is pending.

10204004 CIRQ_STA1 System CIRQ Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_PEND1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_PEND1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_PEND1	Each bit read as 1 indicates the corresponding system CIRQ is pending.

10204008 CIRQ_STA2 System CIRQ Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_PEND2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_PEND2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_PEND2	Each bit read as 1 indicates the corresponding system CIRQ is pending.

1020400C CIRQ_STA3 System CIRQ Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_PEND3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_PEND3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_PEND3	Each bit read as 1 indicates the corresponding system CIRQ is pending.

10204010 CIRQ_STA4 **System CIRQ Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_PEND4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_PEND4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_PEND4	Each bit read as 1 indicates the corresponding system CIRQ is pending.

10204014 CIRQ_STA5 **System CIRQ Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_PEND5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_PEND5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_PEND5	Each bit read as 1 indicates the corresponding system CIRQ is pending.

10204018 CIRQ_STA6 **System CIRQ Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						CIRQ_PEND5										
Type						RO										
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_PEND5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_PEND5	Each bit read as 1 indicates the corresponding system CIRQ is pending.

10204040 CIRQ_ACK0 **System CIRQ Acknowledge Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_ACK0															
Type	WO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_ACK0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_ACK0	Write 1 to specific bit to acknowledge the corresponding system CIRQ.

10204044 CIRQ_ACK1 **System CIRQ Acknowledge Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_ACK1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_ACK1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_ACK1	Write 1 to specific bit to acknowledge the corresponding system CIRQ.

10204048 CIRQ_ACK2 **System CIRQ Acknowledge Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_ACK2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_ACK2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_ACK2	Write 1 to specific bit to acknowledge the corresponding system CIRQ.

1020404C CIRQ_ACK3 **System CIRQ Acknowledge Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_ACK3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_ACK3															

Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_ACK3	Write 1 to specific bit to acknowledge the corresponding system CIRQ.

10204050 CIRQ_ACK4 System CIRQ Acknowledge Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_ACK4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_ACK4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_ACK4	Write 1 to specific bit to acknowledge the corresponding system CIRQ.

10204054 CIRQ_ACK5 System CIRQ Acknowledge Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_ACK5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_ACK5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_ACK5	Write 1 to specific bit to acknowledge the corresponding system CIRQ.

10204058 CIRQ_ACK6 System CIRQ Acknowledge Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						CIRQ_ACK6										
Type						WO										
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_ACK6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_ACK6	Write 1 to specific bit to acknowledge the corresponding system CIRQ.

10204080 CIRQ_MASK0 System CIRQ Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK0															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK0															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK0	System CIRQ mask value

10204084 CIRQ_MASK1 System CIRQ Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK1															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK1															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK1	System CIRQ mask value

10204088 CIRQ_MASK2 System CIRQ Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK2															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK2															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK2	System CIRQ mask value

1020408C CIRQ_MASK3 System CIRQ Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK3															

Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK3															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK3	System CIRQ mask value

10204090 CIRQ_MASK4 System CIRQ Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK4															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK4															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK4	System CIRQ mask value

10204094 CIRQ_MASK5 System CIRQ Mask Register FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK5															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK5															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK5	System CIRQ mask value

10204098 CIRQ_MASK6 System CIRQ Mask Register 07FFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK6															
Type	RO															
Reset						1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK6															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_MASK6	System CIRQ mask value

102040C0 CIRQ_MASK SET0 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_SET0	Write 1 to specific bit to set up the mask of the corresponding system CIRQ.

102040C4 CIRQ_MASK SET1 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_SET1	Write 1 to specific bit to set up the mask of the corresponding system CIRQ.

102040C8 CIRQ_MASK SET2 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_SET2	Write 1 to specific bit to set up the mask of the corresponding system CIRQ.

102040CC CIRQ_MASK SET3 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_SET3	Write 1 to specific bit to set up the mask of the corresponding system CIRQ.

102040D0 CIRQ_MASK SET4 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_SET4	Write 1 to specific bit to set up the mask of the corresponding system CIRQ.

102040D4 CIRQ_MASK SET5 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_SET5	Write 1 to specific bit to set up the mask of the corresponding system CIRQ.

102040D8 CIRQ_MASK **System CIRQ Mask Set Register** **00000000**

SET6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_SET5															
Type	WO															
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_MASK_SET5	Write 1 to specific bit to set up the mask of the corresponding system CIRQ.

10204100 CIRQ_MASK_CLRo **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_CLRo															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_CLRo															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_CLRo	Write 1 to specific bit to clear the mask of the corresponding system CIRQ.

10204104 CIRQ_MASK_CLR1 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_CLR1	Write 1 to specific bit to clear the mask of the corresponding system CIRQ.

10204108 CIRQ_MASK_CLR2 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	CIRQ_MASK_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_CLR2	Write 1 to specific bit to clear the mask of the corresponding system CIRQ.

1020410C CIRQ_MASK_CLR3 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_CLR3	Write 1 to specific bit to clear the mask of the corresponding system CIRQ.

10204110 CIRQ_MASK_CLR4 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_CLR4	Write 1 to specific bit to clear the mask of the corresponding system CIRQ.

10204114 CIRQ_MASK_CLR5 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_MASK_CLR5	Write 1 to specific bit to clear the mask of the corresponding system CIRQ.

10204118 CIRQ_MASK_CLR6 **System CIRQ Mask Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_MASK_CLR6															
Type	WO															
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_MASK_CLR6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_MASK_CLR6	Write 1 to specific bit to clear the mask of the corresponding system CIRQ.

10204140 CIRQ_SENS0 **System CIRQ Sensitivity Register** **FFFFFFE3**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS0															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS0															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS0	System CIRQ sensitivity value

10204144 CIRQ_SENS1 **System CIRQ Sensitivity Register** **FEEC7FFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS1															
Type	RO															
Reset	1	1	1	1	1	1	1	0	1	1	1	0	1	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS1															
Type	RO															

Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS1	System CIRQ sensitivity value

10204148 CIRQ_SENS2 **System CIRQ Sensitivity Register** **FBFFDFF8**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS2															
Type	RO															
Reset	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS2															
Type	RO															
Reset	1	1	0	1	1	1	1	1	1	1	1	1	1	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS2	System CIRQ sensitivity value

1020414C CIRQ_SENS3 **System CIRQ Sensitivity Register** **FFFFFF5F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS3															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS3															
Type	RO															
Reset	1	1	1	1	1	1	1	1	0	1	0	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS3	System CIRQ sensitivity value

10204150 CIRQ_SENS4 **System CIRQ Sensitivity Register** **FFFFFFF7**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS4															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS4															
Type	RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS4	System CIRQ sensitivity value

10204154 CIRQ_SENS5 **System CIRQ Sensitivity Register** **000000EA**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	1	1	1	0	1	0	1	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS5	System CIRQ sensitivity value

10204158 CIRQ_SENS6 **System CIRQ Sensitivity Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS6															
Type	RO															
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS6															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_SENS6	System CIRQ sensitivity value

10204180 CIRQ_SENS SET0 **System CIRQ Sensitivity Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_SET0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_SET0	Write 1 to specific bit to set up the sensitivity of the corresponding system CIRQ.

10204184 CIRQ_SENS SET1 **System CIRQ Sensitivity Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	CIRQ_SENS_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_SET1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_SET1	Write 1 to specific bit to set up the sensitivity of the corresponding system CIRQ.

10204188 CIRQ_SENS_SET2 System CIRQ Sensitivity Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_SET2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_SET2	Write 1 to specific bit to set up the sensitivity of the corresponding system CIRQ.

1020418C CIRQ_SENS_SET3 System CIRQ Sensitivity Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_SET3	Write 1 to specific bit to set up the sensitivity of the corresponding system CIRQ.

10204190 CIRQ_SENS_SET4 System CIRQ Sensitivity Set Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_SET4	Write 1 to specific bit to set up the sensitivity of the corresponding system CIRQ.

10204194 CIRQ_SENS_SET5 **System CIRQ Sensitivity Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_SET5	Write 1 to specific bit to set up the sensitivity of the corresponding system CIRQ.

10204198 CIRQ_SENS_SET6 **System CIRQ Sensitivity Set Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						CIRQ_SENS_SET6										
Type						WO										
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_SET6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_SENS_SET6	Write 1 to specific bit to set up the sensitivity of the corresponding system CIRQ.

102041C0 CIRQ_SENS_CLR0 **System CIRQ Sensitivity Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_CLR0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_CLR0															
Type	WO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_CLR0	Write 1 to specific bit to clear the sensitivity of the corresponding system CIRQ.

102041C4 CIRQ_SENS_CLR1 System CIRQ Sensitivity Clear Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_CLR1	Write 1 to specific bit to clear the sensitivity of the corresponding system CIRQ.

102041C8 CIRQ_SENS_CLR2 System CIRQ Sensitivity Clear Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_CLR2	Write 1 to specific bit to clear the sensitivity of the corresponding system CIRQ.

102041CC CIRQ_SENS_CLR3 System CIRQ Sensitivity Clear Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_CLR3	Write 1 to specific bit to clear the sensitivity of the corresponding system CIRQ.

102041D0 CIRQ_SENS_CLR4 System CIRQ Sensitivity Clear Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_CLR4	Write 1 to specific bit to clear the sensitivity of the corresponding system CIRQ.

102041D4 CIRQ_SENS_CLR5 System CIRQ Sensitivity Clear Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_SENS_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_SENS_CLR5	Write 1 to specific bit to clear the sensitivity of the corresponding system CIRQ.

102041D8 CIRQ_SENS_CLR6 System CIRQ Sensitivity Clear Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						CIRQ_SENS_CLR6										
Type						WO										
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_SENS_CLR6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_SENS_CLR6	Write 1 to specific bit to clear the sensitivity of the corresponding system CIRQ.

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10204200 CIRQ_POL0 **External Interrupt Polarity Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL0	System CIRQ polarity value

10204204 CIRQ_POL1 **External Interrupt Polarity Register** **00138000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL1															
Type	RO															
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL1	System CIRQ polarity value

10204208 CIRQ_POL2 **External Interrupt Polarity Register** **03E60007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL2															
Type	RO															
Reset	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL2	System CIRQ polarity value

1020420C CIRQ_POL3 **External Interrupt Polarity Register** **00000060**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL3	System CIRQ polarity value

10204210 CIRQ_POL4 External Interrupt Polarity Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL4	System CIRQ polarity value

10204214 CIRQ_POL5 External Interrupt Polarity Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL5	System CIRQ polarity value

10204218 CIRQ_POL6 External Interrupt Polarity Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						CIRQ_POL6										
Type						RO										
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_SET2	Write 1 to specific bit to set up the polarity of the corresponding system CIRQ.

1020424C CIRQ_POL_S **External Interrupt Polarity Set** **00000000**
ET3 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_SET3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_SET3	Write 1 to specific bit to set up the polarity of the corresponding system CIRQ.

10204250 CIRQ_POL_S **External Interrupt Polarity Set** **00000000**
ET4 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_SET4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_SET4	Write 1 to specific bit to set up the polarity of the corresponding system CIRQ.

10204254 CIRQ_POL_S **External Interrupt Polarity Set** **00000000**
ET5 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_SET5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_SET5	Write 1 to specific bit to set up the polarity of the corresponding system CIRQ.

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10204258 CIRQ_POL_S External Interrupt Polarity Set **00000000**
ET6 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_SET6															
Type	WO															
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_SET6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_POL_SET6	Write 1 to specific bit to set up the polarity of the corresponding system CIRQ.

10204280 CIRQ_POL_C External Interrupt Polarity **00000000**
LRO Clear Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_CLRO															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_CLRO															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_CLRO	Write 1 to specific bit to clear the polarity of the corresponding system CIRQ.

10204284 CIRQ_POL_C External Interrupt Polarity **00000000**
LR1 Clear Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL CLR1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL CLR1	Write 1 to specific bit to clear the polarity of the corresponding system CIRQ.

10204288 CIRQ_POL_C **External Interrupt Polarity** **00000000**
LR2 **Clear Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_CLR2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_CLR2	Write 1 to specific bit to clear the polarity of the corresponding system CIRQ.

1020428C CIRQ_POL_C **External Interrupt Polarity** **00000000**
LR3 **Clear Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_CLR3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_CLR3	Write 1 to specific bit to clear the polarity of the corresponding system CIRQ.

10204290 CIRQ_POL_C **External Interrupt Polarity** **00000000**
LR4 **Clear Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_CLR4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_CLR4	Write 1 to specific bit to clear the polarity of the corresponding system CIRQ.

10204294 CIRQ_POL_C **External Interrupt Polarity** **00000000**
LR5 **Clear Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	CIRQ_POL_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_CLR5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CIRQ_POL_CLR5	Write 1 to specific bit to clear the polarity of the corresponding system CIRQ.

10204298 CIRQ_POL_C LR6 **External Interrupt Polarity Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_POL_CLR6															
Type	WO															
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CIRQ_POL_CLR6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		CIRQ_POL_CLR6	Write 1 to specific bit to clear the polarity of the corresponding system CIRQ.

10204300 CIRQ_CON **Sytem CIRQ Control Register** **80000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CIRQ_EVENT_B															
Type	RO															
Reset	1															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CIRQ_FLUSH	CIRQ_EDGE_ONLY	CIRQ_EN
Type														WO	RW	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
31		CIRQ_EVENT_B	Indicates sys_cirq_irq_b is triggered
2		CIRQ_FLUSH	Flushes pending interrupts
1		CIRQ_EDGE_ONLY	Sets up edge-only mode Only edge-triggered interrupt will be recorded.
0		CIRQ_EN	Enable bit of system CIRQ controller

1.4 Infrastructure System Configuration Module

Module name: **infracfg_a0_reg** Base address: **(+10001000h)**

Address	Name	Width	Register Function
10001000	<u>MCU MEMEQ</u>	32	TOPCKGEN Clock Mux Control Register
10001008	<u>TOP CKDIV1</u>	32	TOPCKGEN Clock Divider 1 Control Register
10001010	<u>TOP DCMCTL</u>	32	TOPCKGEN Cortex-A7 DCM Control Register
10001014	<u>TOP DCMDBC</u>	32	TOPCKGEN DCM Debounce Control Register
10001050	<u>INFRA GLOBALCO N DCMCTL</u>	32	Infrasys DCM Control Register
10001070	<u>INFRA BUS DCM CTRL</u>	32	Infrasys DCM Control Register
10001074	<u>PERI BUS DCM C TRL</u>	32	Infrasys DCM Control Register
10001078	<u>MEM DCM CTRL</u>	32	Infrasys DCM Control Register
1000107C	<u>DFS MEM DCM CT RL</u>	32	Infrasys DCM Control Register
10001080	<u>MODULE SW CG 0 SET</u>	32	Infrasys DCM Control Register
10001084	<u>MODULE SW CG 0 CLR</u>	32	Infrasys DCM Control Register
10001088	<u>MODULE SW CG 1 SET</u>	32	Infrasys DCM Control Register
1000108C	<u>MODULE SW CG 1 CLR</u>	32	Infrasys DCM Control Register
10001090	<u>MODULE SW CG 0 STA</u>	32	Infrasys DCM Control Register
10001094	<u>MODULE SW CG 1 STA</u>	32	Infrasys DCM Control Register
10001098	<u>MODULE CLK SEL</u>	32	Infrasys DCM Control Register
1000109C	<u>MEM CG CTRL</u>	32	Infrasys DCM Control Register
100010A0	<u>PTP RX CLK ON</u>	32	rg_p2p_rx_clk_force_on
100010A4	<u>DRAMC WBR</u>	32	rg_dramc_wbr
100010A8	<u>MODULE SW CG 2 SET</u>	32	Infrasys DCM Control Register
100010AC	<u>MODULE SW CG 2 CLR</u>	32	Infrasys DCM Control Register
100010B0	<u>MODULE SW CG 2 STA</u>	32	Infrasys DCM Control Register
10001100	<u>I2C DBTOOL MIS C</u>	32	reg_dbg_i2c_rising_mode
10001104	<u>MD SLEEP CTRL MASK</u>	32	md_sleep_ctrl_mask
10001108	<u>PMICW CLOCK CT RL</u>	32	
1000110C	<u>SSUSB INT SEL</u>	32	ssusb int sel
10001120	<u>INFRA GLOBALCO N RST0 SET</u>	32	Infrasys Always-on Reset Control Register
10001124	<u>INFRA GLOBALCO N RST0 CLR</u>	32	Infrasys Always-on Reset Control Register
10001128	<u>INFRA GLOBALCO N RST0 STA</u>	32	Infrasys Always-on Reset Control Register
10001130	<u>INFRA GLOBALCO N RST1 SET</u>	32	Infrasys Always-on Reset Control Register

Address	Name	Width	Register Function
10001134	<u>INFRA_GLOBALCON_RST1_CLR</u>	32	Infrasys Always-on Reset Control Register
10001138	<u>INFRA_GLOBALCON_RST1_STA</u>	32	Infrasys Always-on Reset Control Register
10001140	<u>INFRA_GLOBALCON_RST2_SET</u>	32	Infrasys Always-on Reset Control Register
10001144	<u>INFRA_GLOBALCON_RST2_CLR</u>	32	Infrasys Always-on Reset Control Register
10001148	<u>INFRA_GLOBALCON_RST2_STA</u>	32	Infrasys Always-on Reset Control Register
10001160	<u>LTE_OCCUPY_ANT</u>	32	Set BPI 5~20 Controlled by LTE MODEM
10001164	<u>C2K_OCCUPY_ANT</u>	32	Set BPI 5~20 Controlled by C2K MODEM
10001168	<u>LTE_C2K_BPI_CONFLICT</u>	32	Record LTE C2K BPI Conflict Status
10001200	<u>INFRA_TOPAXI_SIO_CTL</u>	32	Top AXI Fabric SIO Control Register
10001204	<u>INFRA_TOPAXI_SI1_CTL</u>	32	Top AXI Fabric SI1 Control Register
10001208	<u>INFRA_TOPAXI_MDBUS_CTL</u>	32	MDSYS AXI Fabric Control Register
1000120C	<u>INFRA_MCI_SIO_CTL</u>	32	MCI Infra Top Dispatcher 0 Control Register
10001210	<u>INFRA_MCI_SI1_CTL</u>	32	MCI Infra Top Dispatcher 1 Control Register
10001214	<u>INFRA_MCI_SI2_CTL</u>	32	MCI Infra Top Dispatcher 2 Control Register
10001218	<u>INFRA_MCI_ASYNC_CTRL</u>	32	MCI IOMMU Asynchronous Slice Configure
1000121C	<u>INFRA_MCI_CG_MFG_SEC_STA</u>	32	MCI CG Disable Configure and MFG Secure Control
10001220	<u>INFRA_TOPAXI_PROTECTEN</u>	32	Top AXI Protect Module Control Register
10001224	<u>INFRA_TOPAXI_PROTECTSTA0</u>	32	Top AXI Protect Module Status Register 0
10001228	<u>INFRA_TOPAXI_PROTECTSTA1</u>	32	Top AXI Protect Module Status Register 1
10001238	<u>INFRA_TOPAXI_PROTECTSTA2</u>	32	Top AXI Protect Module Status Register 2
1000123C	<u>INFRA_TOPAXI_PROTECTSTA3</u>	32	Top AXI Protect Module Status Register 3
1000122C	<u>INFRA_AXI_ASlice_CTL</u>	32	Top AXI Aslice Control Register
10001230	<u>INFRA_APB_ASYNC_STA</u>	32	INFRASYSI ASYNC APB Config Register
10001234	<u>INFRA_TOPAXI_PROTECTEN1</u>	32	Top AXI Protect Module Control Register 1
10001240	<u>INFRA_MCI_TRANSACTION_READ_CONFIG</u>	32	Infrasys MCI Transaction Read Configure
10001244	<u>INFRA_MCI_TRANSACTION_WRITE_CONFIG</u>	32	Infrasys MCI Transaction Write Configure
10001248	<u>INFRA_MCI_ID_REMAP_CONFIG</u>	32	Infrasys MCI ID Remap Configure
1000124C	<u>INFRA_MCI_EMI_THRESHOLD_SEL_CONFIG</u>	32	Infrasys MCI EMI Threshold Sel Configure

Address	Name	Width	Register Function
10001260	<u>MDSYS INTF CON 0</u>	32	MDSYS Interface Control 0
10001264	<u>MDSYS INTF CON 1</u>	32	MDSYS Interface Control 1
1000126C	<u>MDSYS INTF CON 2</u>	32	MDSYS Interface Control 2
10001300	<u>MD1 BANK0 MAP0</u>	32	MDSYS1 Bank 0 Remap Register 0
10001304	<u>MD1 BANK0 MAP1</u>	32	MDSYS1 Bank 0 Remap Register 1
10001308	<u>MD1 BANK1 MAP0</u>	32	MDSYS1 Bank 1 Remap Register 0
1000130C	<u>MD1 BANK1 MAP1</u>	32	MDSYS1 Bank 1 Remap Register 1
10001310	<u>MD1 BANK4 MAP0</u>	32	MDSYS1 Bank 4 Remap Register 0
10001314	<u>MD1 BANK4 MAP1</u>	32	MDSYS1 Bank 4 Remap Register 1
10001320	<u>MD2 BANK0 MAP0</u>	32	MDSYS2 Bank 0 Remap Register 0
10001324	<u>MD2 BANK0 MAP1</u>	32	MDSYS2 Bank 0 Remap Register 1
10001330	<u>MD2 BANK4 MAP0</u>	32	MDSYS2 Bank 4 Remap Register 0
10001334	<u>MD2 BANK4 MAP1</u>	32	MDSYS2 Bank 4 Remap Register 1
10001370	<u>C2K BANK0 MAP0</u>	32	C2K Bank 0 Remap Register 0
10001374	<u>C2K BANK0 MAP1</u>	32	C2K Bank 0 Remap Register 1
10001378	<u>C2K BANK1 MAP0</u>	32	C2K Bank 1 Remap Register 0
1000137C	<u>C2K BANK1 MAP1</u>	32	C2K Bank 1 Remap Register 1
10001380	<u>C2K BANK4 MAP0</u>	32	C2K Bank 4 Remap Register 0
10001384	<u>C2K BANK4 MAP1</u>	32	C2K Bank 4 Remap Register 1
10001340	<u>CONN MAP0</u>	32	CONNSYS Bank Remap Register
10001344	<u>CLDMA MAP0</u>	32	CLDMA AP Remap Register 0
10001348	<u>MD DUMMY</u>	32	
10001350	<u>CONN BUS CON</u>	32	ConnSYS Interface Bus Control
10001368	<u>C2K HANDSHAKE</u>	32	ap2c2k_ready
10001400	<u>PERI CCI SIDEB AND CON</u>	32	PERISYS to CCI-400 ACE Sideband Config
10001404	<u>MFG CCI SIDEBA ND CON</u>	32	MFG to CCI-400 Sideband Configure
10001500	<u>INFRA AO DBG C ON0</u>	32	Infra_AO debug Control 0
10001504	<u>INFRA AO DBG C ON1</u>	32	Infra_AO debug Control 1
10001508	<u>INFRA AO DBG C ON2</u>	32	Infra_AO debug Control 2
1000150C	<u>INFRA AO DBG C ON3</u>	32	Infra_AO debug Control 3
10001680	<u>BOOT MISC0</u>	32	Spare Register for Bootrom
10001684	<u>BOOT MISC1</u>	32	Spare Register for Bootrom
10001688	<u>BOOT MISC2</u>	32	Spare Register for Bootrom
1000168C	<u>BOOT MISC3</u>	32	Spare Register for Bootrom
10001690	<u>BOOT MISC4</u>	32	Spare Register for Bootrom
10001694	<u>BOOT MISC5</u>	32	Spare Register for Bootrom
10001698	<u>BOOT MISC6</u>	32	Spare Register for Bootrom
1000169C	<u>BOOT MISC7</u>	32	Spare Register for Bootrom
100016A0	<u>MISC LOCK KEY</u>	32	KEY for Write Misc Control Register
100016A4	<u>MISC LOCK CON</u>	32	LOCK for Write Misc Data Register
100016A8	<u>MISC RST CON</u>	32	Reset Control for Misc Data Register
100016AC	<u>MISC SEC CON</u>	32	Security Control for Misc Data Register

Address	Name	Width	Register Function
10001700	<u>INFRA_RSVD0</u>	32	Infra Reserved 0
10001704	<u>INFRA_RSVD1</u>	32	Infra Reserved 1
10001708	<u>INFRA_RSVD2</u>	32	Infra Reserved 2
1000170C	<u>INFRA_RSVD3</u>	32	Infra Reserved 3
10001900	<u>INFRA_BONDING</u>	32	INFRA_BONDING
10001A00	<u>INFRA_AO_SCP SYS S_APB_ASYNC_STA</u>	32	Infra AO SCP SYS Async APB Interface
10001A04	<u>INFRA_AO_MD32 TX_APB_ASYNC_STA</u>	32	Infra AO MD32 TX Async APB Interface
10001A08	<u>INFRA_AO_MD32 RX_APB_ASYNC_STA</u>	32	Infra AO MD32 RX Async APB Interface
10001A10	<u>INFRA_AO_PMIC TX_APB_ASYNC_STA</u>	32	Infra AO PMIC TX Async APB Interface
10001A0C	<u>INFRA_AO_CKSYS _APB_ASYNC_STA</u>	32	Infra AO CKSYS Async APB Interface
10001600	<u>MFG_MISC_CON</u>	32	
10001F00	<u>INFRA_MISC</u>	32	Infrasys Miscellaneous Control Register
10001F04	<u>INFRA_ACP</u>	32	SW CCI Arcache Configure Register
10001F08	<u>MISC_CONFIG</u>	32	SW CCI Arcache Configure Register
10001F0C	<u>SPM_WAKEUP_EVT _EN</u>	32	
10001F10	<u>SPM_WAKEUP_EVT _STA</u>	32	
10001F14	<u>GCPU_SEC_CON</u>	32	
10001F18	<u>INFRA_MISC2</u>	32	
10001800	<u>SRAMROM_BOOT_A _DDR</u>	32	SRAMROM Boot Address Register
10001804	<u>SRAMROM_SEC_CT _RL</u>	32	SRAMROM Secure Control Register
10001808	<u>SRAMROM_SEC_AD _DR</u>	32	SRAMROM Region Address Register
1000180C	<u>SRAMROM_FPC_BO _OT_ADDR</u>	32	SRAMROM FPC Boot Address Register
10001810	<u>SRAMROM_FPC_BO _OT_CON</u>	32	SRAMROM FPC Boot Control Register
10001880	<u>MD1_SBC_KEY0</u>	32	
10001884	<u>MD1_SBC_KEY1</u>	32	
10001888	<u>MD1_SBC_KEY2</u>	32	
1000188C	<u>MD1_SBC_KEY3</u>	32	
10001890	<u>MD1_SBC_KEY4</u>	32	
10001894	<u>MD1_SBC_KEY5</u>	32	
10001898	<u>MD1_SBC_KEY6</u>	32	
1000189C	<u>MD1_SBC_KEY7</u>	32	
100018A0	<u>MD1_SBC_KEY_LO _CK</u>	32	
10001B00	<u>PLL_ULPOSC_CON_0</u>	32	ULPOSC Register
10001B10	<u>PLL_AUXADC_CON_0</u>	32	AUXADC Register

Address	Name	Width	Register Function
10001F80	<u>INFRA AO SEC C ON</u>	32	
10001F84	<u>INFRA AO SEC C G CON₀</u>	32	
10001F88	<u>INFRA AO SEC C G CON₁</u>	32	
10001FE8	<u>INFRA AO SEC C G CON₂</u>	32	
10001F8C	<u>INFRA AO SEC R ST CON₀</u>	32	
10001F90	<u>INFRA AO SEC R ST CON₁</u>	32	
10001F94	<u>INFRA AO SEC R ST CON₂</u>	32	

10001000 MCU MEMEQ **TOPCKGEN Clock Mux Control** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													mem_eq			
Type													RW			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0		mem_eq	MEM EQ for MCU memory

10001008 TOP CKDIV1 **TOPCKGEN Clock Divider 1** **00000000**
Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clkdiv1_sel					ca15_clkdiv1_sel					ca7_clkdiv1_sel					
Type	RW					RW					RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
14:10		clkdiv1_sel	
9:5		ca15_clkdiv1_sel	CA15 ARMPLL clock divider 1 setting 01000: 4/4 01001: 3/4 01010: 2/4 01011: 1/4 10000: 5/5

Bit(s)	Mnemonic	Name	Description
6		ca7_dcm_wfe_able	1: Enable Enables CortexA7 DCM in WFE mode 0: Disable
5		ca7_dcm_wfi_able	1: Enable Enables CortexA7 DCM in WFI mode 0: Disable
4		ca7_dcm_enable	1: Enable Enables CortexA7 DCM 0: Disable
0		infra_dcm_enable	1: Enable Enables TOP bus DCM 0: Disable

10001014 TOP_DCMDBC **TOPCKGEN DCM Debounce Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										topckgen_dcm_dbc_cnt						
Type										RW						
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6:0		topckgen_dcm_dbc_cnt	DCM debouncing counter

10001050 INFRA_GLOB **Infrasys DCM Control Register** **00000000**
ALCON_DCMC
TL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							l2c_sram_infra_dcm_en	axi_clock_gated_en								
Type							RW	RW								
Reset							0	0								

Bit(s)	Mnemonic	Name	Description
9		l2c_sram_infra_dcm_en	Enables L2C SRAM DCM 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
8		axi_clock_gate_d_en	Stops AXI clock in DCM mode 0: Disable 1: Enable

10001070 INFRA_BUS Infrasys DCM Control Register 00187FE0
DCM_CTRL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_cbip_p2p_rxck_on_recog_dvfs_spm1	rg_modem_temp_share_dcm_en	rg_memprsv_dis	rg_cbip_p2p_rxck_on_recog_dvfs_spmo	rg_cbip_p2p_rxck_on_recog_sc_p	rg_mcusys_dcm_en				rg_pllck_sel_no_spm	rg_axi_dcm_dis_en	infr_a_dcm_dbc_rg_dbc_en	infr_a_dcm_dbc_rg_dbc_num			
Type	RW	RW	RW	RW	RW	RW				RW	RW	RW	RW			
Reset	0	0	0	0	0	0				0	0	1	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infr_a_dcm_dbc_rg_dbc_num	infr_a_dcm_rg_sfsel				infr_a_dcm_rg_fsel						infr_a_dcm_rg_for_cc_on	infr_a_dcm_rg_for_cc_lkslow	infr_a_dcm_rg_for_cc_koff	infr_a_dcm_rg_clk_slow_en	infr_a_dcm_rg_clk_off_en
Type	RW	RW				RW						RW	RW	RW	RW	RW
Reset	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		rg_cbip_p2p_rxck_on_recog_dvfs_spm1	rx_clock of apb_async_bridge will be turned on if slave is being accessed. (DVFS_SPM1) 0: Disable 1: Enable
30		rg_modem_temp_share_dcm_en	Enables MODEM_TEMP_SHARE HWDCM 0: Disable 1: Enable
29		rg_memprsv_dis	Disables memory preserved mode clock gating 0: Disable 1: Enable
28		rg_cbip_p2p_rxck_on_recog_dvfs_spmo	rx_clock of apb_async_bridge will be turned on if slave is being accessed. (DVFS_SPMo) 0: Disable 1: Enable
27		rg_cbip_p2p_rxck_on_recog_sc_p	rx_clock of apb_async_bridge will be turned on if slave is being accessed. (SCP) 0: Disable 1: Enable
26		rg_mcusys_dcm_en	Enables AXI bus WFI_L2 DCM 0: Disable 1: Enable
22		rg_pllck_sel_no_spm	Selects INFRA PLL clock 0: Disable 1: Enable
21		rg_axi_dcm_dis_en	Enables SPM DCM disable 0: Disable

Bit(s)	Mnemonic	Name	Description
20		infra_dcm_dbc_rg_dbc_en	1: Enable Enables INFRA DCM debounce 0: Disable
19:15		infra_dcm_dbc_rg_dbc_num	1: Enable INFRA DCM debounce number
14:10		infra_dcm_rg_s_fsel	Selects INFRA DCM idle divide 10000: /1 01000: /2 00100: /4 00010: /8 00001: /16 00000: /32
9:5		infra_dcm_rg_f_sel	Selects INFRA DCM active divide 10000: /1 01000: /2 00100: /4 00010: /8 00001: /16 00000: /32
4		infra_dcm_rg_force_on	Forces on INFRA DCM clock 0: Disable 1: Enable
3		infra_dcm_rg_force_clkslow	INFRA DCM force clock slow 0: Disable 1: Enable
2		infra_dcm_rg_force_clkoff	INFRA DCM force clock off 0: Disable 1: Enable
1		infra_dcm_rg_clkslow_en	Enables INFRA DCM clock slow 0: Disable 1: Enable
0		infra_dcm_rg_clkoff_en	Enables INFRA DCM clock off 0: Disable 1: Enable

**10001074 PERI_BUS_D
CM_CTRL**

Infrasys DCM Control Register

04387FE0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	rg_susb_top_dcm_en	rg_susb_top_ref_ck_sel	rg_audio_dcm_en	rg_iusb_dcm_en	pmic_ent_mst_rg_sfsel						rg_pmic_dcm_en	rg_usb_dcm_en	peri_dcm_rg_dbc_rg_dbc_en	peri_dcm_dbc_rg_dbc_num			
Type	RW	RW	RW	RW	RW						RW	RW	RW	RW			
Reset	0	0	0	0	0	1	0	0	0	0	1	1	1	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	peri_dcm_dbc_rg_dbc_num	peri_dcm_rg_sfsel					peri_dcm_rg_fsel					peri_dcm_rg_force_on	peri_dcm_rg_force_clkslow	peri_dcm_rg_force_clkoff	peri_dcm_rg_clklow_en	peri_dcm_rg_clkoff_en	
Type	RW	RW					RW					RW	RW	RW	RW	RW	

Reset	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31		rg_ssusb_top_dcm_en	Enables SSUSB_TOP HWDCM 0: Disable 1: Enable
30		rg_ssusb_top_ref_ck_cg_sel	Selects SSUSB_TOP CGCTRL 0: sw_ctrl 1: hw_ctrl
29		rg_audio_dcm_en	Enables audio bus DCM 0: Disable 1: Enable
28		rg_icusb_dcm_en	Enables ICUSB HWDCM 0: Disable 1: Enable
27:23		pmic_cnt_mst_rg_sf sel	Selects PMIC idle divide 10000: /1 01000: /2 00100: /4 00010: /8 00001: /16 00000: /32
22		rg_pmic_dcm_en	Enables PMIC HWDCM 0: Disable 1: Enable
21		rg_usb_dcm_en	Enables USB HWDCM 0: Disable 1: Enable
20		peri_dcm_dbc_rg_dbc_en	Enables PERI DCM debounce 0: Disable 1: Enable
19:15		peri_dcm_dbc_rg_dbc_num	PERI DCM debounce number
14:10		peri_dcm_rg_sf sel	Selects PERI DCM idle divide 10000: /1 01000: /2 00100: /4 00010: /8 00001: /16 00000: /32
9:5		peri_dcm_rg_fs el	Selects PERI DCM active divide 10000: /1 01000: /2 00100: /4 00010: /8 00001: /16 00000: /32
4		peri_dcm_rg_force_on	Forces on PERI DCM clock 0: Disable 1: Enable
3		peri_dcm_rg_force_clkslow	PERI DCM force clock slow 0: Disable 1: Enable
2		peri_dcm_rg_force_clkoff	PERI DCM force clock off 0: Disable 1: Enable
1		peri_dcm_rg_clockslow	Enables PERI DCM clock slow

Bit(s)	Mnemonic	Name	Description
0		kslow_en	0: Disable 1: Enable
		peri_dcm_rg_cl	Enables PERI DCM clock off
		koff_en	0: Disable 1: Enable

10001078 MEM_DCM_CTL **Infrasys DCM Control Register** **03E05F00**
RL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mem_dcm_hwcg_off_disable		mem_mdsys_gating_sel	mem_mcu_wfi_cg_off_enable		mem_dcm_force_off	mem_dcm_idle_fsel					mem_dcm_fsel				
Type	RW		RW	RW		RW	RW					RW				
Reset	0		0	0		0	1	1	1	1	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mem_dcm_dbc_cnt						mem_dcm_dbc_en	mem_dcm_dcm_en	mem_dcm_force_on	mem_dcm_apb_sel						mem_dcm_apb_toggle
Type	RW						RW	RW	RW	RW						RW
Reset	0	1	0	1	1	1	1	1	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		mem_dcm_hwcg_off_disable	Disables hardware clock gating for MEM bus domain 1: Disble DCM 0: Enable DCM
29		mem_mdsys_gating_sel	MEM CLK to MDSYS gating condition 0: MEM bus idle 1: srclkena
28		mem_mcu_wfi_cg_off_enable	Disables MEM bus WFI_L2 DCM 0: Enable DCM 1: Disable DCM
26		mem_dcm_force_off	DCM output clk is 0.
25:21		mem_dcm_idle_fsel	Selects DCM idle divide
20:16		mem_dcm_fsel	Selects DCM active divide
15:9		mem_dcm_dbc_cnt	Debounce count
8		mem_dcm_dbc_en	Enables debounce 0: Enable 1: Disable
7		mem_dcm_dcm_en	clk is not slowed down. DCM state indication signal = 0. 0: Enable 1: Disable
6		mem_dcm_force_on	clk is not slowed down.
5:1		mem_dcm_apb_sel	Each bit corresponds to the selection of change to activate. bit 0: dcm_force_on bit 1: dcm_en bit 2: dbc_en bit 3: dcm_fsel bit 4: dcm_idle_fsel

10001080 MODULE SW Infrasys DCM Control Register 00000000
CG 0 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	btif_cg_set	fhctl_cg_set	md2md_ccif_2_cg_set	md2md_ccif_1_cg_set	md2md_ccif_0_cg_set		uart3_cg_set	uart2_cg_set	uart1_cg_set	uart0_cg_set	pwm_cg_set		pwm4_cg_set	pwm3_cg_set	pwm2_cg_set	pwm1_cg_set
Type	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO		WO	WO	WO	WO
Reset	0	0	0	0	0		0	0	0	0	0		0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pwm_hlck_cg_set	i2c3_cg_set	i2c2_cg_set	i2c1_cg_set	i2c0_cg_set	therm_cg_set	gce_cg_set	icusb_cg_set	sej13m_cg_set	apxgpt_cgs_t	sej_cg_set	scpc_cg_set	pmic_cg_conn_set	pmic_cg_md_set	pmic_cg_ap_set	pmic_cg_tmr_set
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		btif_cg_set	Sets up BTIF SWCG 0: Enable 1: Disable
30		fhctl_cg_set	Sets up FHCTL SWCG 0: Enable 1: Disable
29		md2md_ccif_2_cg_set	
28		md2md_ccif_1_cg_set	
27		md2md_ccif_0_cg_set	
25		uart3_cg_set	Sets up UART3 SWCG 0: Enable 1: Disable
24		uart2_cg_set	Sets up UART2 SWCG 0: Enable 1: Disable
23		uart1_cg_set	Sets up UART1 SWCG 0: Enable 1: Disable
22		uart0_cg_set	Sets up UART0 SWCG 0: Enable 1: Disable
21		pwm_cg_set	Sets up PWM SWCG 0: Enable 1: Disable
19		pwm4_cg_set	Sets up PWM4 SWCG 0: Enable 1: Disable
18		pwm3_cg_set	Sets up PWM3 SWCG 0: Enable 1: Disable
17		pwm2_cg_set	Sets up PWM2 SWCG 0: Enable 1: Disable
16		pwm1_cg_set	Sets up PWM1 SWCG 0: Enable 1: Disable

Bit(s)	Mnemonic	Name	Description
15		pwm_hclk_cg_set	Sets up PWM HCLK SWCG 0: Enable 1: Disable
14		i2c3_cg_set	Sets up I2C3 SWCG 0: Enable 1: Disable
13		i2c2_cg_set	Sets up I2C2 SWCG 0: Enable 1: Disable
12		i2c1_cg_set	Sets up I2C1 SWCG 0: Enable 1: Disable
11		i2co_cg_set	Sets up I2Co SWCG 0: Enable 1: Disable
10		therm_cg_set	Sets up THERM_CTRL SWCG 0: Enable 1: Disable
9		gce_cg_set	Sets up GCE SWCG 0: Enable 1: Disable
8		icusb_cg_set	Sets up ICUSB SWCG 0: Enable 1: Disable
7		sej_13m_cg_set	Sets up SEJ_13M SWCG 0: Enable 1: Disable
6		apxgpt_cg_set	Sets up GPT SWCG 0: Enable 1: Disable
5		sej_cg_set	Sets up SEJ SWCG 0: Enable 1: Disable
4		scp_cg_set	Sets up SCP SWCG 0: Enable 1: Disable
3		pmic_cg_conn_set	Sets up PMIC CONN SWCG 0: Enable 1: Disable
2		pmic_cg_md_set	Sets up PMIC MD SWCG 0: Enable 1: Disable
1		pmic_cg_ap_set	Sets up PMIC AP SWCG 0: Enable 1: Disable
0		pmic_cg_tmr_set	Sets up PMIC TMR SWCG 0: Enable 1: Disable

10001084 MODULE SW **Infrasys DCM Control Register** **00000000**
CG o CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	btif_cg_clr	fhctl_cg_clr	md2md_ccif_2_cg_clr	md2md_ccif_1_cg_clr	md2md_ccif_0_cg_clr		uart3_cg_clr	uart2_cg_clr	uart1_cg_clr	uart0_cg_clr	pwm_cg_clr		pwm4_cg_clr	pwm3_cg_clr	pwm2_cg_clr	pwm1_cg_clr
Type	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO		WO	WO	WO	WO
Reset	0	0	0	0	0		0	0	0	0	0		0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pwm_hclk_cg_clr	i2c3_cg_clr	i2c2_cg_clr	i2c1_cg_clr	i2c0_cg_clr	therm_cg_clr	gce_cg_clr	icusb_cg_clr	sej_13m_cg_clr	apxg_pt_cg_clr	sej_cg_clr	scpc_cg_clr	pmic_cg_conn_clr	pmic_cg_md_clr	pmic_cg_ap_clr	pmic_cg_tmr_clr
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		btif_cg_clr	Clears BTIF SWCG 0: Enable 1: Disable
30		fhctl_cg_clr	Clears FHCTL SWCG 0: Enable 1: Disable
29		md2md_ccif_2_cg_clr	
28		md2md_ccif_1_cg_clr	
27		md2md_ccif_0_cg_clr	
25		uart3_cg_clr	Clears UART3 SWCG 0: Enable 1: Disable
24		uart2_cg_clr	Clears UART2 SWCG 0: Enable 1: Disable
23		uart1_cg_clr	Clears UART1 SWCG 0: Enable 1: Disable
22		uart0_cg_clr	Clears UART0 SWCG 0: Enable 1: Disable
21		pwm_cg_clr	Clears PWM SWCG 0: Enable 1: Disable
19		pwm4_cg_clr	Clears PWM4 SWCG 0: Enable 1: Disable
18		pwm3_cg_clr	Clears PWM3 SWCG 0: Enable 1: Disable
17		pwm2_cg_clr	Clears PWM2 SWCG 0: Enable 1: Disable
16		pwm1_cg_clr	Clears PWM1 SWCG 0: Enable 1: Disable
15		pwm_hclk_cg_clr	Clears PWM HCLK SWCG 0: Enable 1: Disable
14		i2c3_cg_clr	Clears I2C3 SWCG 0: Enable

Bit(s)	Mnemonic	Name	Description
13		i2c2_cg_clr	1: Disable Clears I2C2 SWCG 0: Enable
12		i2c1_cg_clr	1: Disable Clears I2C1 SWCG 0: Enable
11		i2co_cg_clr	1: Disable Clears I2Co SWCG 0: Enable
10		therm_cg_clr	1: Disable Clears THERM_CTRL SWCG 0: Enable
9		gce_cg_clr	1: Disable Clears GCE SWCG 0: Enable
8		icusb_cg_clr	1: Disable Clears ICUSB SWCG 0: Enable
7		sej_13m_cg_clr	1: Disable Clears SEJ_13M SWCG 0: Enable
6		apxgpt_cg_clr	1: Disable Clears GPT SWCG 0: Enable
5		sej_cg_clr	1: Disable Clears SEJ SWCG 0: Enable
4		scp_cg_clr	1: Disable Clears SCP SWCG 0: Enable
3		pmic_cg_conn_clr	1: Disable Clears PMIC CONN SWCG 0: Enable
2		pmic_cg_md_clr	1: Disable Clears PMIC MD SWCG 0: Enable
1		pmic_cg_ap_clr	1: Disable Clears PMIC AP SWCG 0: Enable
0		pmic_cg_tmr_clr	1: Disable Clears PMIC TMR SWCG 0: Enable

10001088 MODULE SW
CG 1 SET

Infrasys DCM Control Register

00000400

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dram_c_f26m_cg_set	md1dbg_ap_bus_cg_set	md1ltp_bus_cg_set	md1bus_a_cg_set	md1mcpu_a_cg_set	ccifmd_cg_set	audiocg_set	debugsys_cg_set	ccifap_cg_set	l2c_sram_cg_set	md1l1sys_ap_bus_cg_set	devi_ape_cg_set	md1l1mcpu_ap_bus_cg_set	ap_dmac_cg_set	disp_pwm_cg_set	elcldm_a_cg_set
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			ap_c2k_cif_1_cg_set	ap_c2k_cif_0_cg_set	cpum_cg_set	auxadc_cg_set	trng_cg_set	gcpu_cg_set	md2m_d_cc_if_5_cg_set	msdc_3_cg_set	msdc_2_cg_set	msdc_1_cg_set	md2m_d_cc_if_4_cg_set	msdc_0_cg_set	spi_cg_set	md2m_d_cc_if_3_cg_set
Type			WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset			0	0	0	1	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		dramc_f26m_cg_set	Sets up DRAMC_26M SWCG 0: Enable 1: Disable
30		md1dbg_ap_bus_ck_cg_set	Sets up MD1DBG_AP_BUS_CK SWCG 0: Enable 1: Disable
29		md1lte_ap_bus_ck_cg_set	Sets up MD1LTE_AP_BUS_CK SWCG 0: Enable 1: Disable
28		md1bus_ap_bus_ck_cg_set	Sets up MD1BUS_AP_BUS_CK SWCG 0: Enable 1: Disable
27		md1mcu_ap_bus_ck_cg_set	Sets up MD1MCU_AP_BUS_CK SWCG 0: Enable 1: Disable
26		ccif_md_cg_set	Sets up CCIF MD SWCG 0: Enable 1: Disable
25		audio_cg_set	Sets up AUDIO SWCG 0: Enable 1: Disable
24		debugsys_cg_set	Sets up DEBUGSYS SWCG 0: Enable 1: Disable
23		ccif_ap_cg_set	Sets up CCIF AP SWCG 0: Enable 1: Disable
22		l2c_sram_cg_set	Sets up L2C_SRAM SWCG 0: Enable 1: Disable
21		md1l1sys_ap_bu_s_ck_cg_set	Sets up MD1L1SYS_AP_BUS_CK SWCG 0: Enable 1: Disable
20		device_apc_cg_set	Sets up DEVICE_APC SWCG 0: Enable 1: Disable
19		md1l1mcu_ap_bu_s_ck_cg_set	Sets up MD1L1MCU_AP_BUS_CK SWCG 0: Enable 1: Disable
18		ap_dma_cg_set	Sets up AP_DMA SWCG 0: Enable 1: Disable
17		disp_pwm_cg_set	Sets up DISP_PWM SWCG 0: Enable 1: Disable
16		cldma_cg_set	Sets up CLDMA SWCG

Bit(s)	Mnemonic	Name	Description
			0: Enable 1: Disable
13		ap_c2k_ccif_1_cg_set	
12		ap_c2k_ccif_0_cg_set	
11		cpum_cg_set	Sets up CPUM SWCG 0: Enable 1: Disable
10		auxadc_cg_set	Sets up AUXADC SWCG 0: Enable 1: Disable
9		trng_cg_set	TRNG_SWCG_SET 0: Enable 1: Disable
8		gcpu_cg_set	Sets up GCPU SWCG 0: Enable 1: Disable
7		md2md_ccif_5_cg_set	
6		msdc3_cg_set	Sets up MSDC3 SWCG 0: Enable 1: Disable
5		msdc2_cg_set	Sets up MSDC2 SWCG 0: Enable 1: Disable
4		msdc1_cg_set	Sets up MSDC1 SWCG 0: Enable 1: Disable
3		md2md_ccif_4_cg_set	
2		msdco_cg_set	Sets up MSDCo SWCG 0: Enable 1: Disable
1		spi_cg_set	Sets up SPI SWCG 0: Enable 1: Disable
0		md2md_ccif_3_cg_set	

1000108C MODULE SW
CG 1 CLR

Infrasys DCM Control Register

00000400

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dram_c_f26m_cg_clr	md1dbg_ap_bus_ck_clr	md1ltp_bus_ck_clr	md1bus_s_ck_clr	md1mcpu_a_s_ck_clr	ccif_md_cg_clr	audi_o_cg_clr	debu_gsys_cg_clr	ccif_ap_cg_clr	l2c_sram_cg_clr	md1l1sys_ap_bus_ck_clr	devi_ce_ap_cg_clr	md1l1mcpu_ap_bus_ck_clr	ap_dma_cg_clr	disp_pwm_cg_clr	cldm_a_cg_clr
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			ap_c2k_ccif_1_cg_clr	ap_c2k_ccif_0_cg_clr	cpum_cg_clr	auxadc_cg_clr	trng_cg_clr	gcpu_cg_clr	md2md_ccif_5_cg_clr	msdc3_cg_clr	msdc2_cg_clr	msdc1_cg_clr	md2md_ccif_4_cg_clr	msdco_cg_clr	spi_cg_clr	md2md_ccif_3_cg_clr
Type			WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset			0	0	0	1	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		dramc_f26m_cg_clr	Clears DRAMC_26M SWCG 0: Enable 1: Disable
30		md1dbg_ap_bus_ck_cg_clr	Clears MD1DBG_AP_BUS_CK SWCG 0: Enable 1: Disable
29		md1lte_ap_bus_ck_cg_clr	Clears MD1LTE_AP_BUS_CK SWCG 0: Enable 1: Disable
28		md1bus_ap_bus_ck_cg_clr	Clears MD1BUS_AP_BUS_CK SWCG 0: Enable 1: Disable
27		md1mcu_ap_bus_ck_cg_clr	Clears MD1MCU_AP_BUS_CK SWCG 0: Enable 1: Disable
26		ccif_md_cg_clr	Clears CCIF MD SWCG 0: Enable 1: Disable
25		audio_cg_clr	Clears AUDIO SWCG 0: Enable 1: Disable
24		debugsys_cg_clr	Clears DEBUGSYS SWCG 0: Enable 1: Disable
23		ccif_ap_cg_clr	Clears CCIF AP SWCG 0: Enable 1: Disable
22		l2c_sram_cg_clr	Clears L2C_SRAM SWCG 0: Enable 1: Disable
21		md1l1sys_ap_bu_s_ck_cg_clr	Clears MD1L1SYS_AP_BUS_CK SWCG 0: Enable 1: Disable
20		device_apc_cg_clr	Clears DEVICE_APC SWCG 0: Enable 1: Disable
19		md1l1mcu_ap_bu_s_ck_cg_clr	Clears MD1L1MCU_AP_BUS_CK SWCG 0: Enable 1: Disable
18		ap_dma_cg_clr	Clears AP_DMA SWCG 0: Enable 1: Disable
17		disp_pwm_cg_clr	Clears DISP_PWM SWCG 0: Enable 1: Disable
16		cldma_cg_clr	Clears CLDMA SWCG 0: Enable 1: Disable
13		ap_c2k_ccif_1_cg_clr	Clears CPUM SWCG 0: Enable 1: Disable
12		ap_c2k_ccif_o_cg_clr	
11		cpum_cg_clr	
10		auxadc_cg_clr	Clears AUXADC SWCG 0: Enable

Bit(s)	Mnemonic	Name	Description
9		trng_cg_clr	1: Disable Clears TRNG SWCG 0: Enable
8		gcpu_cg_clr	1: Disable Clears GCPU SWCG 0: Enable
7		md2md_ccif_5_cg_clr	1: Disable
6		msdc3_cg_clr	Clears MSDC3 SWCG 0: Enable
5		msdc2_cg_clr	1: Disable Clears MSDC2 SWCG 0: Enable
4		msdc1_cg_clr	1: Disable Clears MSDC1 SWCG 0: Enable
3		md2md_ccif_4_cg_clr	1: Disable
2		msdco_cg_clr	Clears MSDCo SWCG 0: Enable
1		spi_cg_clr	1: Disable Clears SPI SWCG 0: Enable
0		md2md_ccif_3_cg_clr	1: Disable

10001090 MODULE SW
CG o STA

Infrasys DCM Control Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	btif_cg_sta	fhctl_cg_sta	md2md_ccif_2_cg_sta	md2md_ccif_1_cg_sta	md2md_ccif_0_c		uart3_cg_sta	uart2_cg_sta	uart1_cg_sta	uart0_cg_sta	pwm_cg_sta		pwm4_cg_sta	pwm3_cg_sta	pwm2_cg_sta	pwm1_cg_sta
Type	RO	RO	RO	RO	RO		RO	RO	RO	RO	RO		RO	RO	RO	RO
Reset	0	0	0	0	0		0	0	0	0	0		0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pwm_hclk_cg_sta	i2c3_cg_sta	i2c2_cg_sta	i2c1_cg_sta	i2c0_cg_sta	therm_cg_sta	gce_cg_sta	icusb_cg_sta	sej13m_cg_sta	apxg_pt_cg_sta	sej_cg_sta	scpc_cg_sta	pmic_conn_sta	pmic_md_sta	pmic_ap_sta	pmic_tmr_sta
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		btif_cg_sta	BTIF SWCG status 0: Enable 1: Disable
30		fhctl_cg_sta	FHCTL SWCG status 0: Enable 1: Disable
29		md2md_ccif_2_cg_sta	
28		md2md_ccif_1_cg_sta	
27		md2md_ccif_0_c	

Bit(s)	Mnemonic	Name	Description
25		g_sta uart3_cg_sta	UART3 SWCG status 0: Enable 1: Disable
24		uart2_cg_sta	UART2 SWCG status 0: Enable 1: Disable
23		uart1_cg_sta	UART1 SWCG status 0: Enable 1: Disable
22		uart0_cg_sta	UART0 SWCG status 0: Enable 1: Disable
21		pwm_cg_sta	PWM SWCG status 0: Enable 1: Disable
19		pwm4_cg_sta	PWM4 SWCG status 0: Enable 1: Disable
18		pwm3_cg_sta	PWM3 SWCG status 0: Enable 1: Disable
17		pwm2_cg_sta	PWM2 SWCG status 0: Enable 1: Disable
16		pwm1_cg_sta	PWM1 SWCG status 0: Enable 1: Disable
15		pwm_hclk_cg_sta	PWM HCLK SWCG status 0: Enable 1: Disable
14		i2c3_cg_sta	I2C3 SWCG status 0: Enable 1: Disable
13		i2c2_cg_sta	I2C2 SWCG status 0: Enable 1: Disable
12		i2c1_cg_sta	I2C1 SWCG status 0: Enable 1: Disable
11		i2co_cg_sta	I2Co SWCG status 0: Enable 1: Disable
10		therm_cg_sta	THERM_CTRL SWCG status 0: Enable 1: Disable
9		gce_cg_sta	GCE SWCG status 0: Enable 1: Disable
8		icusb_cg_sta	ICUSB SWCG status 0: Enable 1: Disable
7		sej_13m_cg_sta	SEJ_13M SWCG status 0: Enable 1: Disable

Bit(s)	Mnemonic	Name	Description
6		apxgpt_cg_sta	GPT SWCG status 0: Enable 1: Disable
5		sej_cg_sta	SEJ SWCG status 0: Enable 1: Disable
4		scp_cg_sta	SCP SWCG status 0: Enable 1: Disable
3		pmic_cg_conn_sta	PMIC CONN SWCG status 0: Enable 1: Disable
2		pmic_cg_md_sta	PMIC MD SWCG status 0: Enable 1: Disable
1		pmic_cg_ap_sta	PMIC AP SWCG status 0: Enable 1: Disable
0		pmic_cg_tmr_sta	PMIC TMR SWCG status 0: Enable 1: Disable

10001094 **MODULE SW**
CG 1 STA

Infrasys DCM Control Register

00000400

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dramc_f26m_cg_sta	md1dbg_ap_bus_ck_cg_sta	md1lte_ap_bus_ck_cg_sta	md1bus_ap_bus_ck_cg_sta	md1mcpu_ap_bus_ck_cg_sta	ccif_md_cg_sta	audio_cg_sta	debugsys_cg_sta	ccif_ap_cg_sta	l2c_sram_cg_sta	xiu2_ahb_cg_sta	device_ap_cg_sta	md1mcpu_ap_bus_ck_cg_sta	ap_dma_cg_sta	disp_pwm_cg_sta	cldm_a_cg_sta
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			ap_c2k_cif_1_cg_sta	ap_c2k_cif_0_cg_sta	cpum_cg_sta	auxadc_cg_sta		gepu_cg_sta	md2m_d_ccif_5_cg_sta	msdc_3_cg_sta	msdc_2_cg_sta	msdc_1_cg_sta	md2m_d_ccif_4_cg_sta	msdc_0_cg_sta	spi_cg_sta	md2m_d_ccif_3_cg_sta
Type			RO	RO	RO	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset			0	0	0	1		0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		dramc_f26m_cg_sta	DRAMC_26M SWCG status 0: Enable 1: Disable
30		md1dbg_ap_bus_ck_cg_sta	MD1DBG_AP_BUS_CK SWCG status 0: Enable 1: Disable
29		md1lte_ap_bus_ck_cg_sta	MD1LTE_AP_BUS_CK SWCG status 0: Enable 1: Disable
28		md1bus_ap_bus_ck_cg_sta	MD1BUS_AP_BUS_CK SWCG status 0: Enable 1: Disable

Bit(s)	Mnemonic	Name	Description
27		md1mcpu_ap_bus_ck_cg_sta	MD1MCU_AP_BUS_CK SWCG status 0: Enable 1: Disable
26		ccif_md_cg_sta	CCIF MD SWCG status 0: Enable 1: Disable
25		audio_cg_sta	AUDIO SWCG status 0: Enable 1: Disable
24		debugsys_cg_sta	DEBUGSYS SWCG status 0: Enable 1: Disable
23		ccif_ap_cg_sta	CCIF AP SWCG status 0: Enable 1: Disable
22		l2c_sram_cg_sta	L2C_SRAM SWCG status 0: Enable 1: Disable
21		xiu2ahb_cg_sta	XIU2AHB SWCG status 0: Enable 1: Disable
20		device_apc_cg_sta	DEVICE_APC SWCG status 0: Enable 1: Disable
19		md1l1mcpu_ap_bus_ck_cg_sta	MD1L1MCU_AP_BUS_CK SWCG status 0: Enable 1: Disable
18		ap_dma_cg_sta	AP_DMA SWCG status 0: Enable 1: Disable
17		disp_pwm_cg_sta	DISP_PWM SWCG status 0: Enable 1: Disable
16		cldma_cg_sta	CLDMA SWCG status 0: Enable 1: Disable
13		ap_c2k_ccif_1_cg_sta	CPUM SWCG status 0: Enable 1: Disable
12		ap_c2k_ccif_0_cg_sta	
11		cpum_cg_sta	
10		auxadc_cg_sta	AUXADC SWCG status 0: Enable 1: Disable
8		gcpu_cg_sta	GCPU SWCG status 0: Enable 1: Disable
7		md2md_ccif_5_cg_sta	MSDC3 SWCG status 0: Enable 1: Disable
6		msdc3_cg_sta	
5		msdc2_cg_sta	MSDC2 SWCG status 0: Enable 1: Disable
4		msdc1_cg_sta	MSDC1 SWCG status

Bit(s)	Mnemonic	Name	Description
			0: Enable 1: Disable
3		md2md_ccif_4_cg_sta	
2		msdco_cg_sta	MSDCo SWCG status 0: Enable 1: Disable
1		spi_cg_sta	SPI SWCG status 0: Enable 1: Disable
0		md2md_ccif_3_cg_sta	

10001098 MODULE_CLK_SEL

Infrasys DCM Control Register

00001C70

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sys_cirq_ck_sel	dbg_sel		spi5_ck_sel	spi4_ck_sel	spi3_ck_sel	dramc_b_ck_sel	ulpose_ck_sel	dramc_ck_sel	spi2_ck_sel	spi1_ck_sel	spi_ck_sel	uart3_ck_sel	uart2_ck_sel	uart1_ck_sel	uart0_ck_sel
Type	RW	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15		sys_cirq_ck_sel	Selects SYS_CIRQ clock 0: 66m 1: ulpose/4
14:13		dbg_sel	Selects debug
12		spi5_ck_sel	Selects SPI5 clock 0: 66m 1: 133m
11		spi4_ck_sel	Selects SPI4 clock 0: 66m 1: 133m
10		spi3_ck_sel	Selects SPI3 clock 0: 66m 1: 133m
9		dramc_b_ck_sel	Selects DRAMC_B 26M 0: 26m 1: 3.25m
8		ulpose_ck_sel	Selects ULPOSC 0: Div8 1: Div16
7		dramc_ck_sel	Selects DRAMC 26M 0: 26m 1: 3.25m
6		spi2_ck_sel	Selects SPI clock 0: 66m 1: 133m
5		spi1_ck_sel	Selects SPI clock

Bit(s)	Mnemonic	Name	Description
4		spi_ck_sel	0: 66m 1: 133m Selects SPI clock
3		uart3_ck_sel	0: 66m 1: 133m Selects UART3 clock
2		uart2_ck_sel	0: 52m 1: 26m Selects UART2 clock
1		uart1_ck_sel	0: 52m 1: 26m Selects UART1 clock
0		uart0_ck_sel	0: 52m 1: 26m Selects UART0 clock

1000109C MEM CG CTR **Infrasys DCM Control Register** **00000000**
L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													rg_fnem_cg_ctrl			
Type													RW			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0		rg_fnem_cg_ctrl	

100010A0 PTP RX CLK **rg_p2p_rx_clk_force_on** **0000000F**
ON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														rg_p2p_rx_clk_force_on			
Type														RW			
Reset													1	1	1	1	

Bit(s)	Mnemonic	Name	Description
3:0		rg_p2p_rx_clk_force_on	

100010A4 DRAMC_WBR **rg_dramc_wbr** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														rg_dramc_wbr		
Type														RW		
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2:0		rg_dramc_wbr	

100010A8 MODULE_SW **Infrasys DCM Control Register** **00000000**
CG_2_SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dramc_b_conf_cg_set	dramc_conf_cg_set	vad_wrap_soc_cg_set	modem_temp_share_cg_set	audio_26m_pad_top_cg_set	audio_26m_cg_set	ssusb_re_f_cg_set	ssusb_sys_cg_set	irtx_cg_set	spi5_cg_set	spi4_cg_set	spi3_cg_set	spi2_cg_set	ssusb_bu_s_cg_set	aes_top1_cg_set	aes_top0_cg_set
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dvfs_spm1_cg_set	dvfs_spm0_cg_set	anc_md32k_cg_set	anc_md32k_cg_set	dramc_b_f26m_cg_set	spi1_cg_set		sys_cirq_cg_set	i2c5_cg_set	i2c3_arb_cg_set	i2c3_imm_cg_set	i2c2_arb_cg_set	i2c2_imm_cg_set	i2c_gpupm_cg_set	i2c_appm_cg_set	i2c4_cg_set
Type	WO	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		dramc_b_conf_cg_set	Sets up DRAMC_B_CONF SWCG 0: Enable 1: Disable
30		dramc_conf_cg_set	Sets up DRAMC_CONF SWCG 0: Enable 1: Disable
29		vad_wrap_soc_cg_set	Sets up VAD_WRAP_SOC SWCG 0: Enable 1: Disable
28		modem_temp_share_cg_set	Sets up MODEM_TEMP_SHARE SWCG 0: Enable 1: Disable
27		audio_26m_pad_top_cg_set	Sets up AUDIO_26M_PAD_TOP SWCG 0: Enable 1: Disable
26		audio_26m_cg_set	Sets up AUDIO_26M SWCG

Bit(s)	Mnemonic	Name	Description
			0: Enable 1: Disable
25		ssusb_ref_cg_set	Sets up SSUSB_REF SWCG 0: Enable 1: Disable
24		ssusb_sys_cg_set	Sets up SSUSB_SYS SWCG 0: Enable 1: Disable
23		irtx_cg_set	IRTX_CG_SET 0: Enable 1: Disable
22		spi5_cg_set	Sets up SPI5 SWCG 0: Enable 1: Disable
21		spi4_cg_set	Sets up SPI4 SWCG 0: Enable 1: Disable
20		spi3_cg_set	Sets up SPI3 SWCG 0: Enable 1: Disable
19		spi2_cg_set	Sets up SPI2 SWCG 0: Enable 1: Disable
18		ssusb_bus_cg_set	Sets up SSUSB_BUS SWCG 0: Enable 1: Disable
17		aes_top1_cg_set	Sets up AES_TOP1 SWCG 0: Enable 1: Disable
16		aes_top0_cg_set	Sets up AES_TOP0 SWCG 0: Enable 1: Disable
15		dvfs_spm1_cg_set	Sets up DVFS_SPM1 SWCG 0: Enable 1: Disable
14		dvfs_spm0_cg_set	Sets up DVFS_SPM0 SWCG 0: Enable 1: Disable
13		anc_md32_32k_cfg_set	Sets up ANC_MD32_32K SWCG 0: Enable 1: Disable
12		anc_md32_cg_set	Sets up ANC_MD32 SWCG 0: Enable 1: Disable
11		dramc_b_f26m_cfg_set	Sets up DRAMC_B_26M SWCG 0: Enable 1: Disable
10		spi1_cg_set	Sets up SPI1 SWCG 0: Enable 1: Disable
8		sys_cirq_cg_set	Sets up SYS_CIRQ SWCG 0: Enable 1: Disable
7		i2c5_cg_set	Sets up I2C5 SWCG 0: Enable

Bit(s)	Mnemonic	Name	Description
6		i2c3_arb_cg_set	1: Disable Sets up I2C3_ARB SWCG 0: Enable 1: Disable
5		i2c3_imm_cg_set	Sets up I2C3_IMM SWCG 0: Enable 1: Disable
4		i2c2_arb_cg_set	Sets up I2C2_ARB SWCG 0: Enable 1: Disable
3		i2c2_imm_cg_set	Sets up I2C2_IMM SWCG 0: Enable 1: Disable
2		i2c_gpupm_cg_set	Sets up I2C_GPUPM SWCG 0: Enable 1: Disable
1		i2c_appm_cg_set	Sets up I2C_APPM SWCG 0: Enable 1: Disable
0		i2c4_cg_set	Sets up I2C4 SWCG 0: Enable 1: Disable

100010AC MODULE SW **Infrasys DCM Control Register** **00000000**
CG_2_CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dramc_b_conf_cg_clr	dramc_conf_cg_clr	vad_wrap_soc_cg_clr	modem_temp_share_cg_clr	audio_26m_pa_to_cg_clr	audio_26m_cg_clr	ssusb_cfg_clr	ssusb_sys_cg_clr	irtx_cg_clr	spi5_cg_clr	spi4_cg_clr	spi3_cg_clr	spi2_cg_clr	ssusb_sys_cg_clr	aes_top1_cg_clr	aes_top0_cg_clr
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dvfs_spm1_cg_clr	dvfs_spm0_cg_clr	anc_md32k_cg_clr	anc_md32k_cg_clr	dramc_b_f26m_cg_clr	spi1_cg_clr		sys_cirq_cg_clr	i2c5_cg_clr	i2c3_arb_cg_clr	i2c3_imm_cg_clr	i2c2_arb_cg_clr	i2c2_imm_cg_clr	i2c_gpupm_cg_clr	i2c_appm_cg_clr	i2c4_cg_clr
Type	WO	WO	WO	WO	WO	WO		WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		dramc_b_conf_cg_clr	Clears DRAMC_B_CONF SWCG 0: Enable 1: Disable
30		dramc_conf_cg_clr	Clears DRAMC_CONF SWCG 0: Enable 1: Disable
29		vad_wrap_soc_cg_clr	Clears VAD_WRAP_SOC SWCG 0: Enable 1: Disable
28		modem_temp_share	Clears MODEM_TEMP_SHARE SWCG

Bit(s)	Mnemonic	Name	Description
		re_cg_clr	0: Enable 1: Disable
27		audio_26m_pad_top_cg_clr	Clears AUDIO_26M_PAD_TOP SWCG 0: Enable 1: Disable
26		audio_26m_cg_clr	Clears AUDIO_26M SWCG 0: Enable 1: Disable
25		ssusb_ref_cg_clr	Clears SSUSB_REF SWCG 0: Enable 1: Disable
24		ssusb_sys_cg_clr	Clears SSUSB_SYS SWCG 0: Enable 1: Disable
23		irtx_cg_clr	IRTX_CG_CLR 0: Enable 1: Disable
22		spi5_cg_clr	Clears SPI5 SWCG 0: Enable 1: Disable
21		spi4_cg_clr	Clears SPI4 SWCG 0: Enable 1: Disable
20		spi3_cg_clr	Clears SPI3 SWCG 0: Enable 1: Disable
19		spi2_cg_clr	Clears SPI2 SWCG 0: Enable 1: Disable
18		ssusb_bus_cg_clr	Clears SSUSB_BUS SWCG 0: Enable 1: Disable
17		aes_top1_cg_clr	Clears AES_TOP1 SWCG 0: Enable 1: Disable
16		aes_top0_cg_clr	Clears AES_TOP0 SWCG 0: Enable 1: Disable
15		dvfs_spm1_cg_clr	Clears DVFS_SPM1 SWCG 0: Enable 1: Disable
14		dvfs_spm0_cg_clr	Clears DVFS_SPM0 SWCG 0: Enable 1: Disable
13		anc_md32_32k_cg_clr	Clears ANC_MD32_32K SWCG 0: Enable 1: Disable
12		anc_md32_cg_clr	Clears ANC_MD32 SWCG 0: Enable 1: Disable
11		dramc_b_f26m_cg_clr	Clears DRAMC_B_26M SWCG 0: Enable 1: Disable
10		spi1_cg_clr	Clears SPI1 SWCG 0: Enable

Bit(s)	Mnemonic	Name	Description
			0: Enable 1: Disable
29		vad_wrap_soc_cg_sta	VAD_WRAP_SOC SWCG status
			0: Enable 1: Disable
28		modem_temp_share_cg_sta	MODEM_TEMP_SHARE SWCG status
			0: Enable 1: Disable
27		audio_26m_pad_top_cg_sta	AUDIO_26M_PAD_TOP SWCG status
			0: Enable 1: Disable
26		audio_26m_cg_sta	AUDIO_26M SWCG status
			0: Enable 1: Disable
25		ssusb_ref_cg_sta	SSUSB_REF SWCG status
			0: Enable 1: Disable
24		ssusb_sys_cg_sta	SSUSB_SYS SWCG status
			0: Enable 1: Disable
23		irtx_cg_sta	IRTX_CG_STA
			0: Enable 1: Disable
22		spi5_cg_sta	SPI5 SWCG status
			0: Enable 1: Disable
21		spi4_cg_sta	SPI4 SWCG status
			0: Enable 1: Disable
20		spi3_cg_sta	SPI3 SWCG status
			0: Enable 1: Disable
19		spi2_cg_sta	SPI2 SWCG status
			0: Enable 1: Disable
18		ssusb_bus_cg_sta	SSUSB_BUS SWCG status
			0: Enable 1: Disable
17		aes_top1_cg_sta	AES_TOP1 SWCG status
			0: Enable 1: Disable
16		aes_top0_cg_sta	AES_TOP0 SWCG status
			0: Enable 1: Disable
15		dvfs_spm1_cg_sta	DVFS_SPM1 SWCG status
			0: Enable 1: Disable
14		dvfs_spm0_cg_sta	DVFS_SPM0 SWCG status
			0: Enable 1: Disable
13		anc_md32_32k_cg_sta	ANC_MD32_32K SWCG status
			0: Enable 1: Disable
12		anc_md32_cg_sta	ANC_MD32 SWCG status
			0: Enable

Bit(s)	Mnemonic	Name	Description
11		dramc_b_f26m_cg_sta	1: Disable DRAMC_B_26M SWCG status 0: Enable
10		spi1_cg_sta	1: Disable SPI1 SWCG status 0: Enable
8		sys_cirq_cg_sta	1: Disable SYS_CIRQ_CG_STA 0: Enable
7		i2c5_cg_sta	1: Disable I2C5 SWCG status 0: Enable
6		i2c3_arb_cg_sta	1: Disable I2C3_ARB SWCG status 0: Enable
5		i2c3_imm_cg_sta	1: Disable I2C3_IMM SWCG status 0: Enable
4		i2c2_arb_cg_sta	1: Disable I2C2_ARB SWCG status 0: Enable
3		i2c2_imm_cg_sta	1: Disable I2C2_IMM SWCG status 0: Enable
2		i2c_gpupm_cg_sta	1: Disable I2C_GPUPM SWCG status 0: Enable
1		i2c_appm_cg_sta	1: Disable I2C_APPM SWCG status 0: Enable
0		i2c4_cg_sta	1: Disable I2C4 SWCG status 0: Enable

10001100 I2C_DBTOOL reg_dbg_i2c_rising_mode 00000000
MISC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																rg_dbg_i2c_rising_mode
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
0		rg_dbg_i2c_rising_mode	

10001104 MD SLEEP CTRL MASK **md_sleep_ctrl_mask** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													md_sleep_ctrl_mask			
Type													RW			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0		md_sleep_ctrl_mask	

10001108 PMICW CLOCK CTRL **00000003**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															spm_pmicw_sw_en	pmicw_26m_sel
Type															RW	RW
Reset															1	1

Bit(s)	Mnemonic	Name	Description
1		spm_pmicw_sw_en	
0		pmicw_26m_sel	

1000110C SSUSB INT SEL **ssusb int sel** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															ssusb_dev_int_md_sel	
Type															RW	
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1:0		ssusb_dev_int_md_sel	

10001120 INFRA_GLOB ALCON_RSTo SET **Infrasys Always-on Reset Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																l2c_infra_swrst_set
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dvfs_proc_1_swrst_set	dvfs_proc_0_swrst_set	cldma_swrst_set	btif_swrst_set	mipi_c_swrst_set	mipi_d_swrst_set	ap_dma_swrst_set	dramc_swrst_set	msdco_swrst_set	msdc1_swrst_set	msdc2_swrst_set	msdc3_swrst_set	mm_iommu_swrst_set	periommu_swrst_set	usb_top_swrst_set	thermctl_swrst_set
Type	WO	WO	RO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		l2c_infra_swrst_set	
15		dvfs_proc_1_swrst_set	
14		dvfs_proc_0_swrst_set	
13		cldma_swrst_set	Enables CLDMA software reset 0: Normal 1: Enable reset
12		btif_swrst_set	Enables BTIF software reset 0: Normal 1: Enable reset
11		mipi_c_swrst_set	Enables MIPI_C software reset 0: Normal 1: Enable reset
10		mipi_d_swrst_set	Enables MIPI_D software reset 0: Normal 1: Enable reset
9		ap_dma_swrst_set	Enables AP_DMA software reset 0: Normal 1: Enable reset
8		dramc_swrst_set	Enables DRAMC software reset 0: Normal 1: Enable reset
7		msdco_swrst_set	Enables MSDCo software reset 0: Normal 1: Enable reset
6		msdc1_swrst_set	Enables MSDC1 software reset 0: Normal 1: Enable reset
5		msdc2_swrst_set	Enables MSDC2 software reset 0: Normal 1: Enable reset

Bit(s)	Mnemonic	Name	Description
4		msdc3_swrst_set	Enables MSDC3 software reset 0: Normal 1: Enable reset
3		mm_iommu_swrst_set	Enables MM_IOMMU software reset 0: Normal 1: Enable reset
2		peri_iommu_swrst_set	Enables PERI IOMMU software reset 0: Normal 1: Enable reset
1		usb_top_swrst_set	Enables USB software reset 0: Normal 1: Enable reset
0		therm_ctrl_swrst_set	Enables thermal control software reset 0: Normal 1: Enable reset

10001124 INFRA_GLOB ALCON_RST0 CLR **Infrasys Always-on Reset Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																l2c_infra_swrst_clr
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dvfs_proc_1_swrst_clr	dvfs_proc_0_swrst_clr	cldma_swrst_clr	btif_swrst_clr	mipi_c_swrst_clr	mipi_d_swrst_clr	ap_dma_swrst_clr	dram_c_swrst_clr	msdc0_swrst_clr	msdc1_swrst_clr	msdc2_swrst_clr	msdc3_swrst_clr	mm_iommu_swrst_clr	peri_iommu_swrst_clr	usb_top_swrst_clr	therm_ctrl_swrst_clr
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		l2c_infra_swrst_clr	
15		dvfs_proc_1_swrst_clr	
14		dvfs_proc_0_swrst_clr	
13		cldma_swrst_clr	Disables CLDMA software reset 0: Normal 1: Disable reset
12		btif_swrst_clr	Disables BTIF software reset 0: Normal 1: Disable reset
11		mipi_c_swrst_clr	Disables MIPI_C software reset 0: Normal 1: Disable reset
10		mipi_d_swrst_clr	Disables MIPI_D software reset 0: Normal 1: Disable reset
9		ap_dma_swrst_clr	Disables AP_DMA software reset 0: Normal

Bit(s)	Mnemonic	Name	Description
8		dramc_swrst_clr	1: Disable reset Disables DRAMC software reset 0: Normal
7		msdco_swrst_clr	1: Disable reset Disables MSDCo software reset 0: Normal
6		msdc1_swrst_clr	1: Disable reset Disables MSDC1 software reset 0: Normal
5		msdc2_swrst_clr	1: Disable reset Disables MSDC2 software reset 0: Normal
4		msdc3_swrst_clr	1: Disable reset Disables MSDC3 software reset 0: Normal
3		mm_iommu_swrst_clr	1: Disable reset Disables MM_IOMMU software reset 0: Normal
2		peri_iommu_swrst_clr	1: Disable reset Disables PERI IOMMU software reset 0: Normal
1		usb_top_swrst_clr	1: Disable reset Disables USB software reset 0: Normal
0		therm_ctrl_swrst_clr	1: Disable reset Disables thermal control software reset 0: Normal

**10001128 INFRA_GLOB
ALCON_RST0
STA**

**Infrasys Always-on Reset
Control Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																l2c_infra_swrst_sta
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dvfs_proc1_swrst_sta	dvfs_proc0_swrst_sta	cldma_swrst_sta	btif_swrst_sta	mipi_cswrst_sta	mipi_dswrst_sta	apdma_swrst_sta	dramc_swrst_sta	msdc0_swrst_sta	msdc1_swrst_sta	msdc2_swrst_sta	msdc3_swrst_sta	mm_iommu_swrst_sta	peri_iommu_swrst_sta	usb_top_swrst_sta	therm_ctrl_swrst_sta
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		l2c_infra_swrst_sta	
15		dvfs_proc1_swrst_sta	
14		dvfs_proc0_swrst_sta	

Bit(s)	Mnemonic	Name	Description
13		cldma_swrst_sta	CLDMA software reset status 0: Normal 1: Reset status
12		btif_swrst_sta	BTIF software reset status 0: Normal 1: Reset status
11		mipi_c_swrst_sta	MIPI_C software reset status 0: Normal 1: Reset status
10		mipi_d_swrst_sta	MIPI_D software reset status 0: Normal 1: Reset status
9		ap_dma_swrst_sta	AP_DMA software reset status 0: Normal 1: Reset status
8		dramc_swrst_sta	DRAMC software reset status 0: Normal 1: Reset status
7		msdco_swrst_sta	MSDCo software reset status 0: Normal 1: Reset status
6		msdc1_swrst_sta	MSDC1 software reset status 0: Normal 1: Reset status
5		msdc2_swrst_sta	MSDC2 software reset status 0: Normal 1: Reset status
4		msdc3_swrst_sta	MSDC3 software reset status 0: Normal 1: Reset status
3		mm_iommu_swrst_sta	MM_IOMMU software reset status 0: Normal 1: Reset status
2		peri_iommu_swrst_sta	PERI IOMMU software reset status 0: Normal 1: Reset status
1		usb_top_swrst_sta	USB software reset status 0: Normal 1: Reset status
0		therm_ctrl_swrst_sta	Thermal control software reset status 0: Normal 1: Reset status

10001130 INFRA_GLOB
ALCON_RST1
SET

Infrasys Always-on Reset
Control Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																l2c_infra_swrst_set
Type																WO

Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rsv															ssusb_top_swrst
Type	WO															WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		l2c_infra_swrs t_set	
15:2		rsv	
1		ssusb_top_swrs t	

10001134 INFRA_GLOB **Infrasys Always-on Reset** **00000000**
ALCON_RST1 **Control Register**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																l2c_infra_swrst_clr
Type																WO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rsv															ssusb_top_swrst
Type	WO															WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		l2c_infra_swrs t_clr	
15:2		rsv	
1		ssusb_top_swrs t	

10001138 INFRA_GLOB **Infrasys Always-on Reset** **00000000**
ALCON_RST1 **Control Register**
STA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																l2c_infra_swrst_sta
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rsv															ssusb_top_swrst

Type	RO														RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
16		l2c_infra_swrs t_sta	
15:2		rsv	
1		ssusb_top_swrs t	

10001140 INFRA_GLOB **Infrasys Always-on Reset** **00000000**
ALCON_RST2 **Control Register**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										ssusb_dig_phy_prst_b	scp_secure_swrst_set	cldma_ao_swrst_set	scp_swrs t_set	usbsif_swrst_s et	spm_swrs t_se t	pmic_wrap_swrst_set
Type										WO	WO	RO	WO	WO	WO	WO
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6		ssusb_dig_phy_prst_b	
5		scp_secure_swrst_set	
4		cldma_ao_swrst_set	Enables CLDMA AO software reset 0: Normal 1: Reset status
3		scp_swrst_set	Enables SCP software reset 0: Normal 1: Enable reset
2		usbsif_swrst_s et	Enables USBSIF software reset 0: Normal 1: Enable reset
1		spm_swrst_set	Enables SPM software reset 0: Normal 1: Enable reset
0		pmic_wrap_swrs t_set	Enables pmic_wrap software reset 0: Normal 1: Enable reset

10001144 INFRA_GLOB **Infrasys Always-on Reset** **00000000**
ALCON_RST2 **Control Register**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name										ssusb_dig_phy_prst_b	scp_secure_swrst_clr	cldma_ao_swrst_clr	scp_swrst_clr	usbsif_swrst_clr	spm_swrst_clr	pmic_wrap_swrst_clr
Type										WO	WO	RO	WO	WO	WO	WO
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6		ssusb_dig_phy_prst_b	
5		scp_secure_swrst_clr	
4		cldma_ao_swrst_clr	Disables CLDMA AO software reset 0: Normal 1: Reset status
3		scp_swrst_clr	Disables SCP software reset 0: Normal 1: Disable reset
2		usbsif_swrst_clr	Disables USBSIF software reset 0: Normal 1: Disable reset
1		spm_swrst_clr	Disables SPM software reset 0: Normal 1: Disable reset
0		pmic_wrap_swrst_clr	Disables pmic_wrap software reset 0: Normal 1: Disable reset

10001148 INFRA_GLOB **Infrasys Always-on Reset** 00000000
ALCON_RST2 **Control Register**
STA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										ssusb_dig_phy_prst_b	scp_secure_swrst_clr	cldma_ao_swrst_clr	scp_swrst_clr	usbsif_swrst_clr	spm_swrst_clr	pmic_wrap_swrst_clr
Type										WO	RO	RO	RO	RO	RO	RO
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6		ssusb_dig_phy_prst_b	
5		scp_secure_swrst_clr	
4		cldma_ao_swrst_clr	CLDMA AO software reset status 0: Normal 1: Reset status
3		scp_swrst_clr	SCP software reset status 0: Normal 1: Reset status
2		usbsif_swrst_clr	USBSIF software reset status 0: Normal

Bit(s)	Mnemonic	Name	Description
1		spm_swrst_sta	1: Reset status SPM software reset status 0: Normal
0		pmic_wrap_swrs t_sta	1: Reset status pmic_wrap software reset status 0: Normal 1: Reset status

10001160 LTE_OCCUPY **Set BPI 5~20 Controlled by LTE** **00000000**
ANT **MODEM**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_lte_occupy_ant															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		reg_lte_occupy_ant	LTE modem controls chip BPI pad. 0: LTE modem does not occupy BPI. 1: LTE occupies BPI.

10001164 C2K_OCCUPY **Set BPI 5~20 Controlled by C2K** **00000000**
ANT **MODEM**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_c2k_occupy_ant															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		reg_c2k_occupy_ant	C2K modem controls chip BPI pad. 0: C2K modem does not occupy BPI. 1: C2K occupies BPI.

10001168 LTE_C2K_BP **Record LTE C2K BPI Conflict** **00000000**
I_CONFLICT **Status**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																bpi_

Reset	0		1	1												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											topaxi_si1_way_en				topaxi_sitrl_bypass	topaxi_sitstanding_disable
Type											RW				RW	RW
Reset											1	1			0	0

Bit(s)	Mnemonic	Name	Description
31		gce2mmapb_cg_disable	
29		mmapb_slice_early_en	Disables/Bypasses MMAPB apb_slice write buffer (inside InfrasyS) 0: Disable 1: Enable
28		mmapb_wbuf_early_en	Disables/Bypasses MMAPB write buffer (inside MMSYS) 0: Disable 1: Enable
5:4		topaxi_si1_way_en	Controls output path of TOPAXI SI1 [5]: peri_m1 [4]: topaxi_m1
1		topaxi_si1_ctrl_bypass	Bypasses idle check when updating SI setting
0		topaxi_si1_outstanding_disable	Disables outstanding capability of SI1

10001208 INFRA TOPA
XI MDBUS C
TL

MDSYS AXI Fabric Control
Register

00000E83

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		mdmst_axi_cg_disable	mdslv_axi_cg_disable	mdahb_axi_cg_disable	md1_ahb2_axi_merge_en	md1_ahb2_axi_eighth_bytesten	md1_ahb2_axi_buffer_en	md1_ahb2_axi_hbsterb_en	md1_ahb2_axi_hsecur_en		ap2md2_p_ostwrite_dis	md12ap_ostwrite_dis	md_mio_oststanding_extend_en	md_mio_qos_n	mdbus_axi2ahb_buffer_en	mdbus_axi2ahb_burst_en
Type		RW	RW	RW	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW
Reset		0	0	0	1	1	1	0	1		0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
14		mdmst_axi_cg_disable	(Obsolete) 0: Disable 1: Enable
13		mdslv_axi_cg_disable	(Obsolete) 0: Disable 1: Enable
12		mdahb_axi_cg_disable	(Obsolete)

Bit(s)	Mnemonic	Name	Description
11		md1_ahb2axi_me rge_en	(Obsolete) 0: Disable 1: Enable
10		md1_ahb2axi_ei ght_byte_bus	(Obsolete) 0: Disable 1: Enable
9		md1_ahb2axi_ah b_buffer_en	(Obsolete) 0: Disable 1: Enable
8		md1_ahb2axi_hb strb_en	(Obsolete) 0: Disable 1: Enable
7		md1_ahb2axi_hs ecur_en	(Obsolete) 0: Disable 1: Enable
5		ap2md2_postwri te_dis	
4		md12ap_postwri te_dis	
3		md_mio_outstan ding_extend_en	
2		md_mio_qos_on	
1		mdbus_axi2ahb_ buffer_en	(Obsolete) 0: Disable 1: Enable
0		mdbus_axi2ahb_ burst_en	(Obsolete) 0: Disable 1: Enable

1000120C INFRA MCI SIO_CTL MCI Infra Top Dispatcher 0 Control Register 00000030

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mci_sio_ aw_s noop_ en_ ack	mci_sio_ ar_s noop_ en_ ack														
Type	RO	RO														
Reset	0	0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						mci_sio_ reor der_ en	mci_sio_ aw_s noop_ en_ req	mci_sio_ ar_s noop_ en_ req			mci_sio_w ay_en				mci_sio_ ctrl _byp _ass	mci_sio_ outs tand ing_ disa ble
Type						RW	RW	RW			RW				RW	RW
Reset						0	0	0			1	1			0	0

Bit(s)	Mnemonic	Name	Description
31		mci_sio_ aw_sno op_ en_ ack	Acknowledges aw snoop enable request
30		mci_sio_ ar_sno op_ en_ ack	Acknowledges ar snoop enable request

Bit(s)	Mnemonic	Name	Description
10		mci_sio_reorder_en	Enables command queue to reorder transaction 0: Disable 1: Enable
9		mci_sio_aw_snoop_en_req	Enable aw snoop path, or all transactions will enter EMI. 0: Disable 1: Enable
8		mci_sio_ar_snoop_en_req	Enable ar snoop path, or all transactions will enter EMI. 0: Disable 1: Enable
5:4		mci_sio_way_en	Controls output path of dispatcher [4]: EMI [5]: snoop 0: Disable 1: Enable
1		mci_sio_ctrl_bypass	Bypasses idle check when updating SI setting 0: Disable 1: Enable
0		mci_sio_outstanding_disable	Disables outstanding capability of dispatcher 0: Disable 1: Enable

10001210 INFRA_MCI_SI_CTL MCI Infra Top Dispatcher 1 Control Register 00000030

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mci_si_aw_snoop_en_ack	mci_si_ar_snoop_en_ack														
Type	RO	RO														
Reset	0	0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						mci_si_reorder_en	mci_si_aw_snoop_en_req	mci_si_ar_snoop_en_req			mci_si_way_en				mci_si_ctrl_bypass	mci_si_outstanding_disable
Type						RW	RW	RW			RW				RW	RW
Reset						0	0	0			1	1			0	0

Bit(s)	Mnemonic	Name	Description
31		mci_si_aw_snoop_en_ack	Acknowledges aw snoop enable request
30		mci_si_ar_snoop_en_ack	Acknowledges ar snoop enable request
10		mci_si_reorder_en	Enables command queue to reorder transaction 0: Disable 1: Enable
9		mci_si_aw_snoop_en_req	Enable aw snoop path, or all transactions will enter EMI.

Bit(s)	Mnemonic	Name	Description
8		mci_si1_ar_sno op_en_req	0: Disable 1: Enable Enable ar snoop path, or all transactions will enter EMI.
5:4		mci_si1_way_en	0: Disable 1: Enable Controls output path of dispatcher [4]: EMI [5]: snoop
1		mci_si1_ctrl_bypass	Bypasses idle check when updating SI setting
0		mci_si1_outstanding_disable	Disables outstanding capability of dispatcher 0: Disable 1: Enable

10001214 INFRA_MCI_SI2_CTL MCI Infra Top Dispatcher 2 Control Register 00000070

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mci_si2_aw_snoop_en_ack	mci_si2_ar_snoop_en_ack														
Type	RO	RO														
Reset	0	0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						mci_si2_reorder_en	mci_si2_aw_snoop_en_req	mci_si2_ar_snoop_en_req		mci_si2_way_en					mci_si2_ctrl_bypass	mci_si2_outstanding_disable
Type						RW	RW	RW		RW					RW	RW
Reset						0	0	0		1	1	1			0	0

Bit(s)	Mnemonic	Name	Description
31		mci_si2_aw_snoop_en_ack	Acknowledges aw snoop enable request
30		mci_si2_ar_snoop_en_ack	Acknowledges ar snoop enable request
10		mci_si2_reorder_en	Enables command queue to reorder transaction 0: Disable 1: Enable
9		mci_si2_aw_snoop_en_req	Enable aw snoop path, or all transactions will enter EMI. 0: Disable 1: Enable
8		mci_si2_ar_snoop_en_req	Enable ar snoop path, or all transactions will enter EMI. 0: Disable 1: Enable
6:4		mci_si2_way_en	Controls output path of dispatcher [4]: EMI [5]: snoop
1		mci_si2_ctrl_bypass	Bypasses idle check when updating SI setting

Bit(s)	Mnemonic	Name	Description
0		mci_si2_outstanding_disable	Disables outstanding capability of dispatcher 0: Disable 1: Enable

10001218 INFRA MCI ASYNC CTRL **MCI IOMMU Asynchronous Slice Configure** **00000011**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name							mci_iommu_dept_val											mci_iommu_reg_ar_fctrl_en
Type							RW											RW
Reset							0	0	0	0	0	0					0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name		mci_iommu_wthre						mci_iommu_reg_ar_fctrl_en			mci_iommu_aslo_mst_sync_sel				mci_iommu_aslo_slv_sync_sel			
Type		RW						RW			RW				RW			
Reset		0	0	0				0			0	1			0	1		

Bit(s)	Mnemonic	Name	Description
25:20		mci_iommu_dept_val	
16		mci_iommu_reg_ar_fctrl_en	Enables read data channel flow control 0: Disable 1: Enable
14:12		mci_iommu_wthre	
8		mci_iommu_reg_ar_fctrl_en	Enables write data channel flow control 0: Disable 1: Enable
5:4		mci_iommu_aslo_mst_sync_sel	
1:0		mci_iommu_aslo_slv_sync_sel	

1000121C INFRA MCI CG MFG SEC STA **MCI CG Disable Configure and MFG Secure Control** **00000004**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												mfg_secu_re_s_i_ou_tsta_ndin	mfg_secu_re_s_i_ct_rl_b ypas	mfg_secu_re_s_i_wa_y_en	mci_iommu_cg_dis_able	mci_infr_a_cg_dis_able

Bit(s)	Mnemonic	Name	Description
19		ap2conn_prot_en	Enables AXI protection unit 0: Disable 1: Enable
18		conn2ap_prot_en	Enables AXI protection unit 0: Disable 1: Enable
16		md1_l1sys_prot_en	Enables AXI protection unit 0: Disable 1: Enable
15		c2k2ap_prot_en	Enables AXI protection unit 0: Disable 1: Enable
14		ap2c2k_prot_en	Enables AXI protection unit 0: Disable 1: Enable
13		c2k_axi_prot_en	Enables AXI protection unit 0: Disable 1: Enable
12		l2ss_aff_prot_en	Enables AXI protection unit 0: Disable 1: Enable
11		l2ss_smi_prot_en	Enables AXI protection unit 0: Disable 1: Enable
10		md1_lm1cu_prot_en	Enables AXI protection unit 0: Disable 1: Enable
9		cci_m0_prot_en	Enables AXI protection unit 0: Disable 1: Enable
8		cci_m2_prot_en	Enables AXI protection unit 0: Disable 1: Enable
7		ap2md_md1_prot_en	Enables AXI protection unit 0: Disable 1: Enable
6		mmapb_s_prot_en	Enables AXI protection unit 0: Disable 1: Enable
5		md1_md2ap_prot_en	Enables AXI protection unit 0: Disable 1: Enable
4		md1_mddma_prot_en	Enables AXI protection unit 0: Disable 1: Enable
3		md1_psmcu_prot_en	Enables AXI protection unit 0: Disable 1: Enable
2		mm_m1_prot_en	Enables AXI protection unit 0: Disable 1: Enable
1		mm_m0_prot_en	Enables AXI protection unit 0: Disable 1: Enable
0		cci_m1_prot_en	Enables AXI protection unit

Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable

10001224 INFRA TOPA **Top AXI Protect Module Status** **EoFDFFFF**
XI PROTECT
STAO
Register 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	reserved_prot_idle								mfg_snoop_out_prot_idle	mfg_m1_prot_idle	mfg_mo_prot_idle	iommu_prot_idle	ap2conn_prot_idle	conn2ap_prot_idle		md1_l1sys_prot_idle
Type	RU								RU	RU	RU	RU	RU	RU		RU
Reset	1	1	1	0	0	0	0	0	1	1	1	1	1	1		1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	c2k2ap_prot_idle	ap2c2k_prot_idle	c2k_axi_prot_idle	l2ss_aff_prot_idle	l2ss_smi_prot_idle	md1_l1mc_u_prot_idle	cci_mo_prot_idle	cci_m2_prot_idle	ap2m1_prot_idle	mmap_b_s_prot_idle	md1_md2a_prot_idle	md1_mddm_a_prot_idle	md1_psmc_u_prot_idle	mm_m1_prot_idle	mm_m0_prot_idle	cci_m1_prot_idle
Type	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:24		reserved_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
23		mfg_snoop_out_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
22		mfg_m1_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
21		mfg_mo_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
20		iommu_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
19		ap2conn_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
18		conn2ap_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
16		md1_l1sys_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
15		c2k2ap_prot_idle	Indicates protect is in idle state 0: Busy 1: Idle
14		ap2c2k_prot_idle	Indicates protect is in idle state 0: Busy

Bit(s)	Mnemonic	Name	Description
13		c2k_axi_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
12		l2ss_aff_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
11		l2ss_smi_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
10		md1_lmcu_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
9		cci_m0_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
8		cci_m2_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
7		ap2md_md1_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
6		mmapb_s_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
5		md1_md2ap_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
4		md1_mddma_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
3		md1_psmcu_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
2		mm_m1_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
1		mm_m0_prot_idle	1: Idle Indicates protect is in idle state 0: Busy
0		cci_m1_prot_idle	1: Idle Indicates protect is in idle state 0: Busy

10001228 **INFRA_TOPA**
XI_PROTECT
STA1

Top AXI Protect Module Status
Register 1

FF400000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	reserved_prot_rdy								mfg_snoop_out_rdy	mfg_m1_prot_rdy	mfg_m0_prot_rdy	iomm_u_prot_rdy	ap2c_0nn_prot_rdy	conn_2ap_prot_rdy		md1_l1sy_s_prot_rdy

Type	RU								RU	RU	RU	RU	RU	RU	RU	RU
Reset	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	c2k2ap_prot_rdy	ap2c2k_prot_rdy	c2k_emi_prot_rdy	l2ss_aff_prot_rdy	l2ss_smi_prot_rdy	md1_l1mcu_prot_rdy	cci_mo_prot_rdy	cci_m2_prot_rdy	ap2m1_prot_rdy	mmmap_b_s_prot_rdy	md1_md2a_prot_rdy	md1_mddm_a_prot_rdy	md1_psmc_u_prot_rdy	mm_m1_prot_rdy	mm_m0_prot_rdy	cci_m1_prot_rdy
Type	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		reserved_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
23		mfg_snoop_out_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
22		mfg_m1_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
21		mfg_m0_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
20		iommu_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
19		ap2conn_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
18		conn2ap_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
16		md1_l1sys_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
15		c2k2ap_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
14		ap2c2k_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
13		c2k_emi_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
12		l2ss_aff_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
11		l2ss_smi_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
10		md1_l1mcu_prot_rdy	Indicates protect is in protect mode 0: Not ready 1: Ready
9		cci_mo_prot_rdy	Indicates protect is in protect mode 0: Not ready

Bit(s)	Mnemonic	Name	Description
8		cci_m2_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready
7		ap2md_md1_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready
6		mmapb_s_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready
5		md1_md2ap_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready
4		md1_mddma_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready
3		md1_psmcu_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready
2		mm_m1_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready
1		mm_m0_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready
0		cci_m1_prot_rdy	1: Ready Indicates protect is in protect mode 0: Not ready

10001238 INFRA TOPA XI PROTECT STA2 **Top AXI Protect Module Status Register 2** **0000F48C**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	protect_idle_47_32															
Type	RU															
Reset	1	1	1	1	0	1	0	0	1	0	0	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
15:0		protect_idle_47_32	

1000123C INFRA TOPA XI PROTECT STA3 **Top AXI Protect Module Status Register 3** **0000FF77**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	protect_ready_47_32															
Type	RU															
Reset	1	1	1	1	1	1	1	1	0	1	1	1	0	1	1	1

Bit(s)	Mnemonic	Name	Description
15:0		protect_ready_47_32	

1000122C INFRA_AXI ASLICE_CTR L **Top AXI Aslice Control Register** **55555555**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	reserved2_aslice_slv_sync_sel	md2hwmix_m2_aslice_slv_sync_sel	md2arm9_m1_aslice_slv_sync_sel	md1hwmix_m2_aslice_slv_sync_sel	md1cr4_m1_aslice_slv_sync_sel	reserved1_aslice_slv_sync_sel										
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW						
Reset	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reserved2_aslice_mst_sync_sel	md2hwmix_m2_aslice_mst_sync_sel	md2arm9_m1_aslice_mst_sync_sel	md1hwmix_m2_aslice_mst_sync_sel	md1cr4_m1_aslice_mst_sync_sel	reserved1_aslice_mst_sync_sel										
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW						
Reset	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Bit(s)	Mnemonic	Name	Description
31:30		reserved2_aslice_slv_sync_sel	Selects AXI aslice slave sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
29:28		md2hwmix_m2_aslice_slv_sync_sel	Selects AXI aslice slave sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
27:26		md2arm9_m1_aslice_slv_sync_sel	Selects AXI aslice slave sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
25:24		md1hwmix_m2_aslice_slv_sync_sel	Selects AXI aslice slave sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
23:22		md1cr4_m1_aslice_slv_sync_sel	Selects AXI aslice slave sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
21:16		reserved1_aslice_slv_sync_sel	Selects AXI aslice slave sync 00: Sync 1T 01: Sync 2T

Bit(s)	Mnemonic	Name	Description
15:14		reserved2_aslice_mst_sync_sel	10: Sync 3T 11: Sync 3T Selects AXI aslice master sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
13:12		md2hwmix_m2_aslice_mst_sync_sel	Selects AXI aslice master sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
11:10		md2arm9_m1_aslice_mst_sync_sel	Selects AXI aslice master sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
9:8		md1hwmix_m2_aslice_mst_sync_sel	Selects AXI aslice master sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
7:6		md1cr4_m1_aslice_mst_sync_sel	Selects AXI aslice master sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T
5:0		reserved1_aslice_mst_sync_sel	Selects AXI aslice master sync 00: Sync 1T 01: Sync 2T 10: Sync 3T 11: Sync 3T

10001230 INFRA_APB_ASYNC_STA INFRASYSI ASYNC APB Config Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																bsibpi_apb_timer_en
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			efusec_apb_rx_timer_en	efusec_apb_tx_timer_en				apmidxsys_timer_en				mipiccsi_apb_timer_en				mipidsi_apb_timer_en
Type			RW	RW				RW				RW				RW
Reset			0	0				0				0				0

Bit(s)	Mnemonic	Name	Description
16		bsibpi_apb_timer_en	
13		efusec_apb_rx_	Enables RX timer

Bit(s)	Mnemonic	Name	Description
		timer_en	0: Disable 1: Enable
12		efusec_apb_tx_timer_en	Enables TX timer 0: Disable 1: Enable
8		apmixedsys_tx_timer_en	Enables TX timer 0: Disable 1: Enable
4		mipi_csi_apb_timer_en	Enables TX timer 0: Disable 1: Enable
0		mipi_dsi_apb_timer_en	Enables TX timer 0: Disable 1: Enable

10001234 INFRA TOPA **Top AXI Protect Module Control** **00000000**
XI PROTECT
EN1 **Register 1**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	protect_en_47_32															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		protect_en_47_32	

10001240 INFRA MCI **Infrasys MCI Transaction Read** **00000000**
TRANS CON
READ **Configure**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			mci_r_thresh old_con2								mci_r_thresho ld_con1					
Type			RW								RW					
Reset			0	0	0	0	0	0			0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			mci_r_threshold_cono												mci_r_limite_r_ena ble	
Type			RW												RW	
Reset			0	0	0	0	0	0								0

Bit(s)	Mnemonic	Name	Description
29:24		mci_r_threshol d_con2	
21:16		mci_r_threshol d_con1	
13:8		mci_r_threshol d_cono	

Bit(s)	Mnemonic	Name	Description
0		mci_r_limiter_enable	Enables blocking function 0: Disable 1: Enable

10001244 INFRA MCI **Infrasys MCI Transaction Write** **00000000**
TRANS CON **Configure**
WRITE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			mci_w_thresh old_con2								mci_w_thresho ld_con1					
Type			RW								RW					
Reset			0	0	0	0	0	0			0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			mci_w_threshold_cono													mci_w_limiter_enable
Type			RW													RW
Reset			0	0	0	0	0	0								0

Bit(s)	Mnemonic	Name	Description
29:24		mci_w_threshol d_con2	
21:16		mci_w_threshol d_con1	
13:8		mci_w_threshol d_con0	
0		mci_w_limiter_enable	Enables blocking function 0: Disable 1: Enable

10001248 INFRA MCI **Infrasys MCI ID Remap** **00001001**
ID REMAP C **Configure**
ON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				mci_acp_sio_way_inte rleave_e n				mci_acp_sio_outs tand ing_disa ble				mci_acp_sio_ctr l_byp ass				mci_acp_sio_wa y_en
Type				RW				RW				RW				RW
Reset				1				0				0				1

Bit(s)	Mnemonic	Name	Description
12		mci_acp_sio_wa y_interleave_e n	

Bit(s)	Mnemonic	Name	Description
8		mci_acp_sio_ou tstanding_disa ble	
4		mci_acp_sio_ct rl_bypass	
0		mci_acp_sio_wa y_en	

1000124C INFRA MCI **Infrasys MCI EMI Threshold Sel** **00000000**
EMI TRANS **Configure**
CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																emi_thres hold_sel
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
1:0		emi_threshold_sel	

10001260 MDSYS INTF **MDSYS Interface Control 0** **78007800**
CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		md1_l1sy s_emi_ar flush_th re		md1_l1sys _emi_awfl ush_thre		md1_l1sys_emi _wthre			md1_l1sy s_emi i_re g_aw _fct rl_e n	md1_l1sy s_emi i_re g_ar _fct rl_e n	md1_l1sys_emi_depth_val					
Type		RW		RW		RW			RW	RW	RW					
Reset		1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		md1_l1mceu _emi_arfl ush_thre		md1_l1mceu _emi_awfl ush_thre		md1_l1mceu_emi _wthre			md1_l1mc u_emi i_re g_aw _fct rl_e n	md1_l1mc u_emi i_re g_ar _fct rl_e n	md1_l1mceu_emi_depth_val					
Type		RW		RW		RW			RW	RW	RW					
Reset		1	1	1	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:29		md1_l1sys_emi_ arflush_thre	
28:27		md1_l1sys_emi_ awflush_thre	
26:24		md1_l1sys_emi_ wthre	
23		md1_l1sys_emi_ reg_aw_fctrl_e n	

Bit(s)	Mnemonic	Name	Description
22		md1_l1sys_emi_reg_ar_fctrl_en	
21:16		md1_l1sys_emi_depth_val	
14:13		md1_l1mcu_emi_arflush_thre	
12:11		md1_l1mcu_emi_awflush_thre	
10:8		md1_l1mcu_emi_wthre	
7		md1_l1mcu_emi_reg_aw_fctrl_en	
6		md1_l1mcu_emi_reg_ar_fctrl_en	
5:0		md1_l1mcu_emi_depth_val	

10001264 MDSYS_INTF_CON1

MDSYS Interface Control 1

78007800

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		md1_psmcu_emi_arflush_thre		md1_psmcu_emi_awflush_thre		md1_psmcu_emi_wthre			md1_psmcu_emi_reg_aw_fctrl_en	md1_psmcu_emi_reg_ar_fctrl_en	md1_psmcu_emi_depth_val					
Type		RW		RW		RW			RW	RW	RW					
Reset		1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		md1_mddma_emi_arflush_thre		md1_mddma_emi_awflush_thre		md1_mddma_emi_wthre			md1_mddma_emi_reg_aw_fctrl_en	md1_mddma_emi_reg_ar_fctrl_en	md1_mddma_emi_depth_val					
Type		RW		RW		RW			RW	RW	RW					
Reset		1	1	1	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:29		md1_psmcu_emi_arflush_thre	
28:27		md1_psmcu_emi_awflush_thre	
26:24		md1_psmcu_emi_wthre	
23		md1_psmcu_emi_reg_aw_fctrl_en	
22		md1_psmcu_emi_reg_ar_fctrl_en	
21:16		md1_psmcu_emi_depth_val	
14:13		md1_mddma_emi_arflush_thre	
12:11		md1_mddma_emi_awflush_thre	

Bit(s)	Mnemonic	Name	Description
10:8		md1_mddma_emi_wthre	
7		md1_mddma_emi_reg_aw_fctrl_en	
6		md1_mddma_emi_reg_ar_fctrl_en	
5:0		md1_mddma_emi_depth_val	

1000126C MDSYS_INTF_CON2

MDSYS Interface Control 2

00007800

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		c2k_mcu_emi_arflush_thre	c2k_mcu_emi_awflush_thre	c2k_mcu_emi_wthre				c2k_mcu_emi_reg_aw_fctrl_en	c2k_mcu_emi_reg_ar_fctrl_en	c2k_mcu_emi_depth_val						
Type		RW	RW	RW				RW	RW	RW						
Reset		1	1	1	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
14:13		c2k_mcu_emi_arflush_thre	
12:11		c2k_mcu_emi_awflush_thre	
10:8		c2k_mcu_emi_wthre	
7		c2k_mcu_emi_reg_aw_fctrl_en	
6		c2k_mcu_emi_reg_ar_fctrl_en	
5:0		c2k_mcu_emi_depth_val	

10001300 MD1_BANK0_MAP0

MDSYS1 Bank 0 Remap Register 0

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_bo_map3_addr							md1_bo_map3_en	md1_bo_map2_addr							md1_bo_map2_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_bo_map1_addr							md1_bo_map1_en	md1_bo_map0_addr							md1_bo_map0_en
Type	RW							RW	RW							RW

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:25		md1_bo_map3_ad dr	Sub-bank3 remap address register
24		md1_bo_map3_en	Sub-bank3 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_011 will be remapped to bo_map3_addr. 0: Disable 1: Enable
23:17		md1_bo_map2_ad dr	Sub-bank2 remap address register
16		md1_bo_map2_en	Sub-bank2 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_010 will be remapped to bo_map2_addr. 0: Disable 1: Enable
15:9		md1_bo_map1_ad dr	Sub-bank1 remap address register
8		md1_bo_map1_en	Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_001 will be remapped to bo_map1_addr. 0: Disable 1: Enable
7:1		md1_bo_map0_ad dr	Sub-bank0 remap address register
0		md1_bo_map0_en	Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_000 will be remapped to bo_map0_addr. 0: Disable 1: Enable

10001304 MD1_BANK0 MDSYS1 Bank 0 Remap Register 00000000
MAP1 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_bo_map7_addr							md1_bo_map7_en	md1_bo_map6_addr							md1_bo_map6_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_bo_map5_addr							md1_bo_map5_en	md1_bo_map4_addr							md1_bo_map4_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		md1_bo_map7_ad dr	Sub-bank7 remap address register
24		md1_bo_map7_en	Sub-bank7 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_111 will be remapped to bo_map7_addr. 0: Disable

Bit(s)	Mnemonic	Name	Description
23:17 16		md1_bo_map6_ad dr md1_bo_map6_en	1: Enable Sub-bank6 remap address register Sub-bank6 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_110 will be remapped to bo_map6_addr. 0: Disable
15:9 8		md1_bo_map5_ad dr md1_bo_map5_en	1: Enable Sub-bank5 remap address register Sub-bank5 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_101 will be remapped to bo_map5_addr. 0: Disable
7:1 0		md1_bo_map4_ad dr md1_bo_map4_en	1: Enable Sub-bank4 remap address register Sub-bank4 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_100 will be remapped to bo_map4_addr. 0: Disable 1: Enable

10001308 MD1_BANK1 MDSYS1 Bank 1 Remap Register 00000000
MAP0 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_b1_map3_addr							md1_b1_map3_en	md1_b1_map2_addr							md1_b1_map2_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_b1_map1_addr							md1_b1_map1_en	md1_b1_map0_addr							md1_b1_map0_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25 24		md1_b1_map3_ad dr md1_b1_map3_en	1: Enable Sub-bank3 remap address register Sub-bank3 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_011 will be remapped to b1_map3_addr. 0: Disable
23:17 16		md1_b1_map2_ad dr md1_b1_map2_en	1: Enable Sub-bank2 remap address register Sub-bank2 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_010 will be remapped to b1_map2_addr. 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
15:9		md1_b1_map1_addr	Sub-bank1 remap address register
8		md1_b1_map1_en	Sub-bank1 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_001 will be remapped to b1_map1_addr. 0: Disable 1: Enable
7:1		md1_b1_map0_addr	Sub-bank0 remap address register
0		md1_b1_map0_en	Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_000 will be remapped to b1_map0_addr. 0: Disable 1: Enable

1000130C MD1_BANK1 MDSYS1 Bank 1 Remap Register 00000000
MAP1 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_b1_map7_addr							md1_b1_map7_en	md1_b1_map6_addr							md1_b1_map6_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_b1_map5_addr							md1_b1_map5_en	md1_b1_map4_addr							md1_b1_map4_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		md1_b1_map7_addr	Sub-bank7 remap address register
24		md1_b1_map7_en	Sub-bank7 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_111 will be remapped to b1_map7_addr. 0: Disable 1: Enable
23:17		md1_b1_map6_addr	Sub-bank6 remap address register
16		md1_b1_map6_en	Sub-bank6 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_110 will be remapped to b1_map6_addr. 0: Disable 1: Enable
15:9		md1_b1_map5_addr	Sub-bank5 remap address register
8		md1_b1_map5_en	Sub-bank5 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_101 will be remapped to b1_map5_addr. 0: Disable 1: Enable
7:1		md1_b1_map4_addr	Sub-bank4 remap address register

Bit(s)	Mnemonic	Name	Description
0		md1_b1_map4_en	Sub-bank4 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_100 will be remapped to b1_map4_addr. 0: Disable 1: Enable

10001310 MD1_BANK4 MDSYS1 Bank 4 Remap Register 00000000
MAPo 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_b4_map3_addr							md1_b4_map3_en	md1_b4_map2_addr							md1_b4_map2_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_b4_map1_addr							md1_b4_map1_en	md1_b4_mapo_addr							md1_b4_mapo_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		md1_b4_map3_ad dr	Sub-bank3 remap address register
24		md1_b4_map3_en	Sub-bank3 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_011 will be remapped to bo_map3_addr. 0: Disable 1: Enable
23:17		md1_b4_map2_ad dr	Sub-bank2 remap address register
16		md1_b4_map2_en	Sub-bank2 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_010 will be remapped to bo_map2_addr. 0: Disable 1: Enable
15:9		md1_b4_map1_ad dr	Sub-bank1 remap address register
8		md1_b4_map1_en	Sub-banko remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_001 will be remapped to bo_map1_addr. 0: Disable 1: Enable
7:1		md1_b4_mapo_ad dr	Sub-banko remap address register
0		md1_b4_mapo_en	Sub-banko remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_000 will be remapped to b4_mapo_addr. 0: Disable 1: Enable

10001314 MD1_BANK4 **MDSYS1 Bank 4 Remap Register** **00000000**
MAP1 **1**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_b4_map7_addr							md1_b4_map7_en	md1_b4_map6_addr							md1_b4_map6_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_b4_map5_addr							md1_b4_map5_en	md1_b4_map4_addr							md1_b4_map4_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25 24		md1_b4_map7_addr md1_b4_map7_en	Sub-bank7 remap address register Sub-bank7 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_111 will be remapped to bo_map7_addr. 0: Disable 1: Enable
23:17 16		md1_b4_map6_addr md1_b4_map6_en	Sub-bank6 remap address register Sub-bank6 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_110 will be remapped to bo_map6_addr. 0: Disable 1: Enable
15:9 8		md1_b4_map5_addr md1_b4_map5_en	Sub-bank5 remap address register Sub-bank5 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_101 will be remapped to bo_map5_addr. 0: Disable 1: Enable
7:1 0		md1_b4_map4_addr md1_b4_map4_en	Sub-bank4 remap address register Sub-bank4 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_100 will be remapped to bo_map4_addr. 0: Disable 1: Enable

10001320 MD2_BANK0 **MDSYS2 Bank 0 Remap Register 0** **00000000**
MAP0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md2_bo_map3_addr							md2_bo_map3_en	md2_bo_map2_addr							md2_bo_map2_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md2_bo_map1_addr							md2_bo_map1_en	md2_bo_mapo_addr							md2_bo_mapo_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25 24		md2_bo_map3_addr md2_bo_map3_en	Sub-bank3 remap address register Sub-bank3 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_011 will be remapped to bo_map3_addr. 0: Disable 1: Enable
23:17 16		md2_bo_map2_addr md2_bo_map2_en	Sub-bank2 remap address register Sub-bank2 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_010 will be remapped to bo_map2_addr. 0: Disable 1: Enable
15:9 8		md2_bo_map1_addr md2_bo_map1_en	Sub-bank1 remap address register Sub-bank1 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_001 will be remapped to bo_map1_addr. 0: Disable 1: Enable
7:1 0		md2_bo_mapo_addr md2_bo_mapo_en	Sub-bank0 remap address register Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_000 will be remapped to bo_mapo_addr. 0: Disable 1: Enable

10001324 MD2_BANK0 MDSYS2 Bank 0 Remap 00000000
MAP1 Register 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md2_bo_map7_addr							md2_bo_map7_en	md2_bo_map6_addr							md2_bo_map6_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md2_bo_map5_addr							md2_bo_map5_en	md2_bo_map4_addr							md2_bo_map4_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
31:25		md2_bo_map7_ad dr	Sub-bank7 remap address register
24		md2_bo_map7_en	Sub-bank7 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_111 will be remapped to bo_map7_addr. 0: Disable 1: Enable
23:17		md2_bo_map6_ad dr	Sub-bank6 remap address register
16		md2_bo_map6_en	Sub-bank6 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_110 will be remapped to bo_map6_addr. 0: Disable 1: Enable
15:9		md2_bo_map5_ad dr	Sub-bank5 remap address register
8		md2_bo_map5_en	Sub-bank5 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_101 will be remapped to bo_map5_addr. 0: Disable 1: Enable
7:1		md2_bo_map4_ad dr	Sub-bank4 remap address register
0		md2_bo_map4_en	Sub-bank4 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_100 will be remapped to bo_map4_addr. 0: Disable 1: Enable

10001330 MD2 BANK4 MDSYS2 Bank 4 Remap 00000000
MAPo Register 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md2_b4_map3_addr							md2_b4_map3_en	md2_b4_map2_addr							md2_b4_map2_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md2_b4_map1_addr							md2_b4_map1_en	md2_b4_mapo_addr							md2_b4_mapo_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		md2_b4_map3_ad dr	Sub-bank3 remap address register
24		md2_b4_map3_en	Sub-bank3 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_011 will be remapped to bo_map3_addr. 0: Disable 1: Enable
23:17		md2_b4_map2_ad dr	Sub-bank2 remap address register

Bit(s)	Mnemonic	Name	Description
16		md2_b4_map2_en	Sub-bank2 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_010 will be remapped to bo_map2_addr. 0: Disable 1: Enable
15:9		md2_b4_map1_ad dr	Sub-bank1 remap address register
8		md2_b4_map1_en	Sub-bank1 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_001 will be remapped to bo_map1_addr. 0: Disable 1: Enable
7:1		md2_b4_map0_ad dr	Sub-bank0 remap address register
0		md2_b4_map0_en	Selects debug 0: Disable 1: Enable

10001334 MD2 BANK4 MDSYS2 Bank 4 Remap 00000000
MAP1 Register 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md2_b4_map7_addr							md2_b4_map7_en	md2_b4_map6_addr							md2_b4_map6_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md2_b4_map5_addr							md2_b4_map5_en	md2_b4_map4_addr							md2_b4_map4_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		md2_b4_map7_ad dr	Sub-bank7 remap address register
24		md2_b4_map7_en	Sub-bank7 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_111 will be remapped to bo_map7_addr. 0: Disable 1: Enable
23:17		md2_b4_map6_ad dr	Sub-bank6 remap address register
16		md2_b4_map6_en	Sub-bank6 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_110 will be remapped to bo_map6_addr. 0: Disable 1: Enable
15:9		md2_b4_map5_ad dr	Sub-bank5 remap address register
8		md2_b4_map5_en	Sub-bank5 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_101 will be remapped to bo_map5_addr.

Bit(s)	Mnemonic	Name	Description
7:1		md2_b4_map4_addr	Sub-bank4 remap address register
0		md2_b4_map4_en	Sub-bank4 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_100 will be remapped to bo_map4_addr.

10001370 **C2K_BANK0** **C2K Bank 0 Remap Register 0** 00000000
MAP0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	c2k_bo_map3_addr							c2k_bo_map3_en	c2k_bo_map2_addr							c2k_bo_map2_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	c2k_bo_map1_addr							c2k_bo_map1_en	c2k_bo_map0_addr							c2k_bo_map0_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		c2k_bo_map3_addr	Sub-bank3 remap address register
24		c2k_bo_map3_en	Sub-bank3 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_011 will be remapped to bo_map3_addr.
23:17		c2k_bo_map2_addr	Sub-bank2 remap address register
16		c2k_bo_map2_en	Sub-bank2 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_010 will be remapped to bo_map2_addr.
15:9		c2k_bo_map1_addr	Sub-bank1 remap address register
8		c2k_bo_map1_en	Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_001 will be remapped to bo_map1_addr.
7:1		c2k_bo_map0_addr	Sub-bank0 remap address register
0		c2k_bo_map0_en	Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_000 will be remapped to bo_map0_addr.

Bit(s)	Mnemonic	Name	Description
1: Enable			

10001374 C2K_BANK0 **C2K Bank 0 Remap Register 1** **00000000**
MAP1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	c2k_bo_map7_addr							c2k_bo_map7_en	c2k_bo_map6_addr							c2k_bo_map6_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	c2k_bo_map5_addr							c2k_bo_map5_en	c2k_bo_map4_addr							c2k_bo_map4_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		c2k_bo_map7_addr	Sub-bank7 remap address register
24		c2k_bo_map7_en	Sub-bank7 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_111 will be remapped to bo_map7_addr. 0: Disable 1: Enable
23:17		c2k_bo_map6_addr	Sub-bank6 remap address register
16		c2k_bo_map6_en	Sub-bank6 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_110 will be remapped to bo_map6_addr. 0: Disable 1: Enable
15:9		c2k_bo_map5_addr	Sub-bank5 remap address register
8		c2k_bo_map5_en	Sub-bank5 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_101 will be remapped to bo_map5_addr. 0: Disable 1: Enable
7:1		c2k_bo_map4_addr	Sub-bank4 remap address register
0		c2k_bo_map4_en	Sub-bank4 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_100 will be remapped to bo_map4_addr. 0: Disable 1: Enable

10001378 C2K_BANK1 **C2K Bank 1 Remap Register 0** **00000000**
MAP0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	c2k_b1_map3_addr							c2k_	c2k_b1_map2_addr							c2k_

								b1_m ap3_ en								b1_m ap2_ en	
Type	RW							RW	RW							RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0
Name	c2k_b1_map1_addr							c2k_ b1_m ap1_ en	c2k_b1_map0_addr							c2k_ b1_m apo_ en	
Type	RW							RW	RW							RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25 24		c2k_b1_map3_addr c2k_b1_map3_en	Sub-bank3 remap address register Sub-bank3 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_011 will be remapped to b1_map3_addr. 0: Disable 1: Enable
23:17 16		c2k_b1_map2_addr c2k_b1_map2_en	Sub-bank2 remap address register Sub-bank2 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_010 will be remapped to b1_map2_addr. 0: Disable 1: Enable
15:9 8		c2k_b1_map1_addr c2k_b1_map1_en	Sub-bank1 remap address register Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_001 will be remapped to b1_map1_addr. 0: Disable 1: Enable
7:1 0		c2k_b1_map0_addr c2k_b1_map0_en	Sub-bank0 remap address register Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_000 will be remapped to b1_map0_addr. 0: Disable 1: Enable

1000137C **C2K BANK1** **C2K Bank 1 Remap Register 1** **00000000**
MAP1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	c2k_b1_map7_addr							c2k_ b1_m ap7_ en	c2k_b1_map6_addr							c2k_ b1_m ap6_ en	
Type	RW							RW	RW							RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	0
Name	c2k_b1_map5_addr							c2k_ b1_m ap5_ en	c2k_b1_map4_addr							c2k_ b1_m ap4_ en	

Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25 24		c2k_b1_map7_ad dr c2k_b1_map7_en	Sub-bank7 remap address register Sub-bank7 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_111 will be remapped to b1_map7_addr. 0: Disable 1: Enable
23:17 16		c2k_b1_map6_ad dr c2k_b1_map6_en	Sub-bank6 remap address register Sub-bank6 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_110 will be remapped to b1_map6_addr. 0: Disable 1: Enable
15:9 8		c2k_b1_map5_ad dr c2k_b1_map5_en	Sub-bank5 remap address register Sub-bank5 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_101 will be remapped to b1_map5_addr. 0: Disable 1: Enable
7:1 0		c2k_b1_map4_ad dr c2k_b1_map4_en	Sub-bank4 remap address register Sub-bank4 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0000_100 will be remapped to b1_map4_addr. 0: Disable 1: Enable

10001380 C2K_BANK4 MAP0 C2K Bank 4 Remap Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	c2k_b4_map3_addr							c2k_b4_map3_en	c2k_b4_map2_addr							c2k_b4_map2_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	c2k_b4_map1_addr							c2k_b4_map1_en	c2k_b4_map0_addr							c2k_b4_map0_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25 24		c2k_b4_map3_ad dr c2k_b4_map3_en	Sub-bank3 remap address register Sub-bank3 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_011 will be remapped to bo_map3_addr.

Bit(s)	Mnemonic	Name	Description
23:17 16		c2k_b4_map2_ad dr c2k_b4_map2_en	0: Disable 1: Enable Sub-bank2 remap address register Sub-bank2 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_010 will be remapped to bo_map2_addr.
15:9 8		c2k_b4_map1_ad dr c2k_b4_map1_en	0: Disable 1: Enable Sub-bank1 remap address register Sub-bank1 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_001 will be remapped to bo_map1_addr.
7:1 0		c2k_b4_map0_ad dr c2k_b4_map0_en	0: Disable 1: Enable Sub-bank0 remap address register Sub-bank0 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_000 will be remapped to b4_map0_addr.

10001384 **C2K_BANK4** **C2K Bank 4 Remap Register 1** 00000000
MAP1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	c2k_b4_map7_addr							c2k_b4_map7_en	c2k_b4_map6_addr							c2k_b4_map6_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	c2k_b4_map5_addr							c2k_b4_map5_en	c2k_b4_map4_addr							c2k_b4_map4_en
Type	RW							RW	RW							RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25 24		c2k_b4_map7_ad dr c2k_b4_map7_en	0: Disable 1: Enable Sub-bank7 remap address register Sub-bank7 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_111 will be remapped to bo_map7_addr.
23:17 16		c2k_b4_map6_ad dr c2k_b4_map6_en	0: Disable 1: Enable Sub-bank6 remap address register Sub-bank6 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_110 will be remapped to bo_map6_addr.

Bit(s)	Mnemonic	Name	Description
15:9		c2k_b4_map5_ad dr	1: Enable Sub-bank5 remap address register
8		c2k_b4_map5_en	Sub-bank5 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_101 will be remapped to bo_map5_addr. 0: Disable 1: Enable
7:1		c2k_b4_map4_ad dr	Sub-bank4 remap address register
0		c2k_b4_map4_en	Sub-bank4 remap enable register When disabled, the address will be unchanged. When enabled, addr[31:25] = 7'b0100_100 will be remapped to bo_map4_addr. 0: Disable 1: Enable

10001340 CONN MAP0 CONNSYS Bank Remap Register 180E0000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	peri2conn_prog_remap															
Type	RW															
Reset	0	0	0	1	1	0	0	0	0	0	0	0	1	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	conn2ap_busreq_ultra	conn2ap_busreq_hp	conn_iommu	conn2ap_addr_remap												conn_cache
Type	RW	RW	RW	RW												RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		peri2conn_prog_remap	
15		conn2ap_busreq_ultra	
14		conn2ap_busreq_hp	
13		conn_iommu	
12:1		conn2ap_addr_remap	
0		conn_cache	

10001344 CLDMA MAP0 CLDMA AP Remap Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																usb_moly_remap_en
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				cldma_ap_map_addr												cldma_ap_map_en

Type				RW											RW		
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		usb_moly_remap_en	
12:1		cldma_ap_map_addr	CLDMA remap address register
0		cldma_ap_map_en	CLDMA remap enable register When disabled, the address will be unchanged. When enabled, addr[31:20] will be remapped to cldma_map_addr 0: Disable 1: Enable

10001348 MD DUMMY 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_ap2md_dummy															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		reg_ap2md_dummy	

10001350 CONN_BUS_C 0000001D
ON ConnSYS Interface Bus Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								conn2ap_is_sleep_mask	conn_ahb2axi_read_ahb	conn_ahb2axi_fifo_threshold			conn_ahb2axi_merge_en	conn_ahb2axi_buf_en	conn_ahb2axi_hst_rben	conn_ahb2axi_hse_cur_en
Type								RW	RW	RW			RW	RW	RW	RW
Reset								0	0	0	0	1	1	1	0	1

Bit(s)	Mnemonic	Name	Description
8		conn2ap_is_sleep_mask	
7		conn_ahb2axi_read_ahb	
6:4		conn_ahb2axi_fifo_threshold	
3		conn_ahb2axi_merge_en	

Bit(s)	Mnemonic	Name	Description
2		conn_ahb2axi_a hb_buffer_en	
1		conn_ahb2axi_h strb_en	
0		conn_ahb2axi_h secur_en	

10001368 C2K HANDSH AKE **ap2c2k_ready** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															ap2c2k_wake_up	ap2c2k_ready
Type															RW	RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1		ap2c2k_wake_up	
0		ap2c2k_ready	

10001400 PERI CCI SIDEBAND CONFIG **PERISYS to CCI-400 ACE Sideband Config** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	iommu_cci_arr egion_reg				iommu_cci_arqos_r eg				iommu_cci_arsnoop _reg				iommu_cci_arbar_re g		iommu_cci_ar_ace_d omain_reg		
Type	RW				RW				RW				RW		RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	iommu_cci_awregio n_reg				iommu_cci_awqos_r eg					iommu_cci_awsnoop _reg				iommu_cci_awbar_re g		iommu_cci_aw_ace_d omain_reg	
Type	RW				RW					RW				RW		RW	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		iommu_cci_arre gion_reg	
27:24		iommu_cci_arqos_r eg	
23:20		iommu_cci_arsn oop_reg	
19:18		iommu_cci_arbar_r eg	
17:16		iommu_cci_ar_ace domain_reg	
15:12		iommu_cci_awre gion_reg	
11:8		iommu_cci_awqo	

Bit(s)	Mnemonic	Name	Description
6:4		s_reg iommu_cci_awsn oop_reg	
3:2		iommu_cci_awbar_reg	
1:0		iommu_cci_awa ce_domain_reg	

10001404 MFG_CCI_SIDE_BAND_CONFIG MFG to CCI-400 Sideband Configure **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																mfg_cci_qos_use_real
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mfg_cci_arregion_reg				mfg_cci_arqos_reg				mfg_cci_awregion_reg				mfg_cci_awqos_reg			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		mfg_cci_qos_use_real	
15:12		mfg_cci_arregion_reg	
11:8		mfg_cci_arqos_reg	
7:4		mfg_cci_awregion_reg	
3:0		mfg_cci_awqos_reg	

10001500 INFRA_AO_DEBUG_MON_SELECTOR Infra_AO debug Control 0 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_ao_debug_mon_sel0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0		infra_ao_debug_mon_sel0	Debug monitor control register 0

10001504 INFRA_AO_DEBUG_MON_SELECTOR1 Infra_AO debug Control 1 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_ao_debug_mon_sel1															
Type	RW															
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0		infra_ao_debug_mon_sel1	Debug monitor control register 1

10001508 INFRA_AO_D BG_CON2 **Infra_AO debug Control 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_ao_debug_mon_sel2															
Type	RW															
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0		infra_ao_debug_mon_sel2	Debug monitor control register 2

1000150C INFRA_AO_D BG_CON3 **Infra_AO debug Control 3** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_ao_debug_mon_sel3															
Type	RW															
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0		infra_ao_debug_mon_sel3	Debug monitor control register 3

10001680 BOOT_MISCO **Spare Register for Bootrom** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misco															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

10001684 BOOT_MISC1 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

10001688 BOOT_MISC2 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

1000168C BOOT_MISC3 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misco															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misco	Spare register for bootrom

10001690 BOOT_MISC4 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misco															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misc0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misc0	Spare register for bootrom

10001694 BOOT_MISC5 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misc5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misc5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misc5	Spare register for bootrom

10001698 BOOT_MISC6 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misc6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misc6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misc6	Spare register for bootrom

1000169C BOOT_MISC7 Spare Register for Bootrom 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	boot_misc7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	boot_misc7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		boot_misc7	Spare register for bootrom

100016A0 MISC_LOCK_KEY **KEY for Write Misc Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	misc_lock_key															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		misc_lock_key	KEY for write misc control register

100016A4 MISC_LOCK_CON **LOCK for Write Misc Data Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									misc_lock_con									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0		misc_lock_con	LOCK for write misc data register

100016A8 MISC_RST_CON **Reset Control for Misc Data Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									misc_rst_con									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0		misc_rst_con	Reset control for misc data register

100016AC MISC_SEC_CON **Security Control for Misc Data Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Bit(s)	Mnemonic	Name	Description
15		sw_efuse_mp_di sable	
14:0		reg_rsvd2	

1000170C INFRA_RSVD **3** **Infra Reserved 3** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_rsvd3							i2c_dmareq								
Type	RW							RW								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:9		reg_rsvd3	
8:0		i2c_dmareq	

10001900 INFRA_BOND **ING** **INFRA_BONDING** **01800007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								usbdl		reg_bonding_option						
Type								RU		RO						
Reset								1	1	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_bonding_option															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s)	Mnemonic	Name	Description
24:23		usbdl	
22:0		reg_bonding_option	Bonding option

10001A00 INFRA_AO_S **ASYS** **Infra AO SCPSYS Async APB Interface** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name			apb_async_scpsys_fhctl_rx_err_addr_reg														apb_async_scpsys_fhctl_rx_timer_en
Type			RO														RW
Reset			0	0	0	0	0	0	0	0	0	0				0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Name	apb_async_scpsys_fhctl_tx_err_addr_reg												apb_asy nc_sc psys _fhe tl_t x_ti mer_ en	
Type	RO												RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:20		apb_async_scpsys_fhctl_tx_err_addr_reg	
16		apb_async_scpsys_fhctl_tx_timer_en	
13:4		apb_async_scpsys_fhctl_tx_err_addr_reg	
0		apb_async_scpsys_fhctl_tx_timer_en	

10001A04 INFRA AO M D32 TX APB ASYNC STA **Infra AO MD32 TX Async APB Interface** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	apb_async_md32_err_tx_addr_reg															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	apb_async_md32_err_tx_addr_reg												apb_asy nc_md 32_t x_ti mer_ en			
Type	RO												RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:4		apb_async_md32_err_tx_addr_reg	
0		apb_async_md32_tx_timer_en	

10001A08 INFRA AO M D32 RX APB ASYNC STA **Infra AO MD32 RX Async APB Interface** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	apb_async_md32_err_rx_addr_reg															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	apb_async_md32_err_rx_addr_reg															apb_async_md32_rx_timer_en
Type	RO															RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0				0

Bit(s)	Mnemonic	Name	Description
23:4		apb_async_md32_err_rx_addr_reg	
0		apb_async_md32_rx_timer_en	

10001A10 INFRA AO P MIC TX APB ASYNC STA **Infra AO PMIC TX Async APB Interface** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													apb_async_pmic_wrap_tx_err_addr_reg			
Type													RO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	apb_async_pmic_wrap_tx_err_addr_reg															apb_async_pmic_wrap_tx_timer_en
Type	RO															RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0				0

Bit(s)	Mnemonic	Name	Description
19:4		apb_async_pmic_wrap_tx_err_addr_reg	
0		apb_async_pmic_wrap_tx_timer_en	

10001A0C INFRA AO C KSYS APB A SYNC STA **Infra AO CKSYS Async APB Interface** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													apb_async_cksys_err_addr_reg			
Type													RO			
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																apb_async_cksys_err_addr_reg

Bit(s)	Mnemonic	Name	Description
31:28		md_src_req_1_en	
27:24		md_src_req_0_en	
22		spk_sdata_in_en	Enables spk_miso pad_macro 0: Disable 1: Enable
21		ap_dbgii2usb_en	Enables DBG I2C to USB 0: Disable 1: Enable
20		ltel1_pd_reserve_req	ltel1_pd_reserve_req
19		ltel1_clk_off_req	ltel1_clk_off_req
18		ltel1_mem_pd_req	ltel1_mem_pd_req
17		ltel1_mtcmos_pd_req	ltel1_mtcmos_pd_req
16		ltel1_extpwr_off	Enables LTEL1 external power off ISO 0: Disable 1: Enable
15		emitype_change_en	Enables EMI type change 0: Disable 1: Enable
14		ap_usb2jtag_en	Enables USB to JTAG 0: Disable 1: Enable
13		ddr_4gb_support_en	DDR 4GB support 0: Disable 4 GB DDR support 1: Enable 4 GB DDR support
12		fhctl_f26m_en	FHCTL 26MHz clock gating register 0: Disable 26M clock to FHCTL 1: Enable 26M clock to FHCTL
11		conn_bt_cvsd_mask	
10		ap2conn_osc_en	
9		ap2conn_mcusys_wakeup_b	AP SW triggered interrupt to CONNSYS register 0: AP enable interrupt request to CONNSYS 1: AP disable interrupt request to CONNSYS
8		ap2conn_jtag_2wire	CONNSYS JTAG 2-wire switching register 0: Disable 2-wire switching 1: Enable 2-wire switching
6		smi_early_response_enable	
5:4		md_dbgack_mask	MD DBGACK option 0: Enable MD1's ack 1: bypass MD1's ack
3:2		md_legacy_jtag_sel	Selects MDSYS legacy JTAG 0: cs_jtag_ap 1: LEGACY_JTAG 2: Reserved 3: Reserved
0		emi_gated_when_dramc_idle	EMI clock is gated when DRAMC is idle.

10001Fo4 **INFRA_ACP**

SW CCI Arcache Configure Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bit																	
Name	sw_peri_mo_awcache				sw_peri_mo_arcache							sw_mfg_cache_en				sw_peri_cache_en	
Type	RW				RW							RW				RW	
Reset	0	0	0	0	0	0	0	0				0					0

Bit(s)	Mnemonic	Name	Description
15:12		sw_peri_mo_awcache	sw_peri_cci_awcache
11:8		sw_peri_mo_arcache	sw_peri_cci_arcache
4		sw_mfg_cache_en	sw_mfg_cci_cache_force_on 0: Disable 1: Enable
0		sw_peri_cache_en	sw_peri_cci_cache_force_on 0: Disable 1: Enable

10001Fo8 MISC_CONFIG SW CCI Arcache Configure 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	misc_config_ao											md2_mpll_autok_mux_sel	tdpll_mux_sel	ltepll_mux_sel	md2_416m_ck_mux_sel	md2_26m_ck_sel	
Type	RW											RW	RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	misc_config								apc2_mux_sel	apc1_mux_sel	lte_bbrx_mux_sel	td_bbrx_mux_sel	conn_top2_tst_mux_sel	conn_top1_tst_mux_sel	conn_top2_tst_mux_sel		
Type	RW								RW	RW	RW	RW	RW	RW	RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
31:21		misc_config_ao	misc_config_ao
20		md2_mpll_autok_mux_sel	md2_mpll_autok_mux_sel 0: MDLITE mppll autok from ltepll 1: MDLITE mppll autok from tdpll
19		tdpll_mux_sel	tdpll_mux_sel 0: tdpll controlled by MD 1: tdpll controlled by MDLITE
18		ltepll_mux_sel	ltepll_mux_sel 0: ltepll controlled by MD 1: ltepll controlled by MDLITE
17		md2_416m_ck_mux_sel	md2_416m_ck_mux_sel 0: MDLITE 416M from ltepll 1: MDLITE 416M from tdpll
16		md2_26m_ck_sel	md2_26m_ck_sel 0: MDLITE 26M from ltepll

Bit(s)	Mnemonic	Name	Description
15:7		misc_config	1: MDLITE 26M from tdpll misc_config
6		apc2_mux_sel	apc2_mux_sel 0: APC2 controlled by MD 1: APC2 controlled by MDLITE
5		apc1_mux_sel	apc1_mux_sel 0: APC1 controlled by MD 1: APC1 controlled by MDLITE
4		lte_bbrx_mux_sel	lte_bbrx_mux_sel 0: LTE_BBRX controlled by MD 1: LTE_BBRX controlled by MDLITE
3		td_bbrx_mux_sel	td_bbrx_mux_sel 0: LTE_BBRX controlled by MD 1: LTE_BBRX controlled by MDLITE
2		conn_top2_test_mem_pd	conn_top2_test_mem_pd
1		conn_top1_test_mem_pd	conn_top1_test_mem_pd
0		conn_top2_test_pwr_on	conn_top2_test_pwr_on

10001FoC SPM WAKEUP
EVENT_EN

0000FFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_spm_wakeup_event_en															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15:0		reg_spm_wakeup_event_en	spm_wakeup_event_en

10001F10 SPM WAKEUP
EVENT_STA

0000001C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	spm_wakeup_event_sta															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0

Bit(s)	Mnemonic	Name	Description
15:0		spm_wakeup_event_sta	spm_wakeup_event_sta

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10001F14 GCPU SEC C 00000000
ON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													gepu_lock_ao			gepu_init_ao
Type													RW			RW
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:1		gepu_lock_ao	
0		gepu_init_ao	

10001F18 INFRA MISC 00010063
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mmsys_cg_gated_mask	mmsys_apb_idle_mask		emi_apb_rx_cg_mask	emi_mpu_apb_rx_cg_mask	spm_apb_rx_cg_mask	pmic_apb_rx_cg_mask	dvfs_proc1_apb_rx_cg_mask	dvfs_proco_apb_rx_cg_mask	md32_apb_rx_cg_mask					reg_cldma_ap2a_wakeup_event	cldma_ap_ip_busy_mask
Type	RW	RW		RW	RW	RW	RW	RW	RW	RW					RW	RW
Reset	0	0		0	0	0	0	0	0	0					0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									reg_srcclk_settle							
Type									RW							
Reset									0	1	1	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
31		mmsys_cg_gated_mask	
30		mmsys_apb_idle_mask	
28		emi_apb_rx_cg_mask	Enables emi_async_apb_cg
27		emi_mpu_apb_rx_cg_mask	Enables emi_mpu_async_apb_cg
26		spm_apb_rx_cg_mask	Enables spm_async_apb_cg
25		pmic_apb_rx_cg_mask	Enables pmic_async_apb_cg
24		dvfs_proc1_apb_rx_cg_mask	
23		dvfs_proco_apb_rx_cg_mask	
22		md32_apb_rx_cg_mask	
17		reg_cldma_ap2a	

Bit(s)	Mnemonic	Name	Description
16		p_wakeup_event	
		cldma_ap_ip_bu	
		sy_mask	
7:0		reg_srcclk_settle	

10001800 SRAMROM BOT ADDR **SRAMROM Boot Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_b_addr															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_b_addr															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		sramrom_b_addr	SRAMROM power-down jump address register

10001804 SRAMROM SEC CTRL **SRAMROM Secure Control Register** **40000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_sw_rom_pd	sw_dfd_disable		sramrom_sec_addr_en	sramrom_sec1_set3			sramrom_sec1_set2			sramrom_sec1_set1			sramrom_sec1_set0		
Type	RW	RW		RW	RW			RW			RW			RW		
Reset	0	1		0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					sramrom_sec0_set3			sramrom_sec0_set2			sramrom_sec0_set1			sramrom_sec0_set0		
Type					RW			RW			RW			RW		
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		sramrom_sw_rom_pd	SRAMROM software power-down control register 0: Does not power down 1: Power down
30		sw_dfd_disable	Controls DFD disable by security SW Only both efuse bit and this register are high will DFD feature be disabled. 0: Enable DFD 1: Disable DFD
28		sramrom_sec_addr_en	SRAMROM Region 1 enable register 0: Disable Region 1 protection 1: Enable Region 1 protection and based on Region 1's security setting
27:25		sramrom_sec1_set3	Region 1 security setting for transactions from Domain 3 000: S R/W, NS R/W 001: S R/W, NS block

Bit(s)	Mnemonic	Name	Description
24:22		sramrom_sec1_s et2	010: S R/W, NS RO 011: S R/W, NS WO 100: S RO, NS RO 101: S block, NS block 110: S block, NS block 111: S block, NS block Region 1 Security setting for transactions from domain 2 000: S R/W, NS R/W 001: S R/W, NS block 010: S R/W, NS RO 011: S R/W, NS WO 100: S RO, NS RO 101: S block, NS block 110: S block, NS block 111: S block, NS block
21:19		sramrom_sec1_s et1	Region 1 Security setting for transactions from domain 1 000: S R/W, NS R/W 001: S R/W, NS block 010: S R/W, NS RO 011: S R/W, NS WO 100: S RO, NS RO 101: S block, NS block 110: S block, NS block 111: S block, NS block
18:16		sramrom_sec1_s et0	Region 1 Security setting for transactions from domain 0 000: S R/W, NS R/W 001: S R/W, NS block 010: S R/W, NS RO 011: S R/W, NS WO 100: S RO, NS RO 101: S block, NS block 110: S block, NS block 111: S block, NS block
11:9		sramrom_sec0_s et3	Region 0 security setting for transactions from Domain 3 000: S R/W, NS R/W 001: S R/W, NS block 010: S R/W, NS RO 011: S R/W, NS WO 100: S RO, NS RO 101: S block, NS block 110: S block, NS block 111: S block, NS block
8:6		sramrom_sec0_s et2	Region 0 security setting for transactions from Domain 2 000: S R/W, NS R/W 001: S R/W, NS block 010: S R/W, NS RO 011: S R/W, NS WO 100: S RO, NS RO 101: S block, NS block 110: S block, NS block 111: S block, NS block

Bit(s)	Mnemonic	Name	Description
5:3		sramrom_se0c_s et1	Region 0 security setting for transactions from Domain 1 000: S R/W, NS R/W 001: S R/W, NS block 010: S R/W, NS RO 011: S R/W, NS WO 100: S RO, NS RO 101: S block, NS block 110: S block, NS block 111: S block, NS block
2:0		sramrom_se0c_s et0	Region 0 security setting for transactions from Domain 0 000: S R/W, NS R/W 001: S R/W, NS block 010: S R/W, NS RO 011: S R/W, NS WO 100: S RO, NS RO 101: S block, NS block 110: S block, NS block 111: S block, NS block

10001808 SRAMROM_SE C_ADDR **SRAMROM Region Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															sram rom_sec_addr	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sram rom_sec_addr															
Type	RW															
Reset	0	0	0	0	0	0										

Bit(s)	Mnemonic	Name	Description
17:10		sramrom_sec_ad dr	Partitions internal SRAM into two regions Region 0 is from 0x0010_0000 to 0x001X_XX00. Region 1 is from 0x001X_XX00 to 0x0012_FFFF. SRAMROM_SEC_ADDR can specify address[17:10].

1000180C SRAMROM_FP C_BOOT_ADDR **SRAMROM FPC Boot Address Register** **00100000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_fpc_b_addr															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_fpc_b_addr															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		sramrom_fpc_b_addr	Specifies jump address of CPU when in FPC mode Can only be written when unlocked.

10001810 SRAMROM_FPC_BOOT_CON **SRAMROM FPC Boot Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_fpc_key															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_fpc_key															sramrom_fpc_b_addr_en
Type	WO															RW
Reset	0	0	0	0	0	0	0	0								0

Bit(s)	Mnemonic	Name	Description
31:8		sramrom_fpc_key	Stores magic key for enabling FPC bootstrap function Enter 24'h34AE8C to unlock the function.
0		sramrom_fpc_b_addr_en	When this register is set to 1, the jump address specified in sramrom_fpc_boot_addr will take effect. Can only be written when unlocked.

10001880 MD1_SBC_KE_Y0 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_sbc_key															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_sbc_key															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_sbc_key	

10001884 MD1_SBC_KE_Y1 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_sbc_key1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	md1_sbc_key1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_sbc_key1	

10001888 MD1_SBC_KE **00000000**
Y2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_sbc_key2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_sbc_key2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_sbc_key2	

1000188C MD1_SBC_KE **00000000**
Y3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_sbc_key3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_sbc_key3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_sbc_key3	

10001890 MD1_SBC_KE **00000000**
Y4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_sbc_key4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_sbc_key4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_sbc_key4	

10001894 MD1_SBC_KE
Y5

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_sbc_key5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_sbc_key5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_sbc_key5	

10001898 MD1_SBC_KE
Y6

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_sbc_key6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_sbc_key6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_sbc_key6	

1000189C MD1_SBC_KE
Y7

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_sbc_key7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_sbc_key7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_sbc_key7	

100018A0 MD1_SBC_KE
Y_LOCK

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																md1_sbc_key_lock
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0		md1_sbc_key_lo ck	

10001B00 PLL_ULPOSC **ULPOSC Register** **10000000**
CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_osc_mod		rg_osc_cali							rg_isc_iband						
Type	RW		RW							RW						
Reset	0	0	0	1	0	0	0	0		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_osc_fband					rg_ftune_en	rg_cp_en	rg_osc_lpf_enb	rg_osc_rsv							
Type	RW					RW	RW	RW	RW							
Reset	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:30		rg_osc_mod	
29:24		rg_osc_cali	
22:16		rg_isc_iband	
15:12		rg_osc_fband	
10		rg_ftune_en	
9		rg_cp_en	
8		rg_osc_lpf_enb	
7:0		rg_osc_rsv	

10001B10 PLL_AUXADC **AUXADC Register** **00000000**
CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	auxadc_rsv								auxadc_cono_rsv1							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									auxadc_cono_rsv0		auxadc_fs	auxadc_cali				
Type									RW		RW	RW				
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		auxadc_rsv	
23:16		auxadc_cono_rs v1	
7:5		auxadc_cono_rs v0	
4		auxadc_fs	

Bit(s)	Mnemonic	Name	Description
3:0		auxadc_cal	

10001F80 INFRA AO S **00000000**
EC CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												c2k_map_lock	cldm_a_map_lock	conn_map_lock	md2_map_lock	md1_map_lock
Type												RW	RW	RW	RW	RW
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												c2k_map_sen	cldm_a_map_sen	conn_map_sen	md2_map_sen	md1_map_sen
Type												RW	RW	RW	RW	RW
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
20		c2k_map_lock	
19		cldma_map_lock	
18		conn_map_lock	
17		md2_map_lock	
16		md1_map_lock	
4		c2k_map_sen	
3		cldma_map_sen	
2		conn_map_sen	
1		md2_map_sen	
0		md1_map_sen	

10001F84 INFRA AO S **00000000**
EC CG CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sw_cgen_sen_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sw_cgen_sen_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		sw_cgen_sen_0	

10001F88 INFRA AO S **00000000**
EC CG CON1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sw_cgen_sen_1															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sw_cgen_sen_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		sw_cgen_sen_1	

10001FE8 INFRA AO S **00000000**
EC CG CON2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sw_cgen_sen_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sw_cgen_sen_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		sw_cgen_sen_2	

10001F8C INFRA AO S **00000000**
EC RST CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sw_rst_sen_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		sw_rst_sen_0	

10001F90 INFRA AO S **00000000**
EC RST CON

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sw_rst_sen_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		sw_rst_sen_1	

10001F94 INFRA_AO_S **00000000**
EC_RST_CON
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sw_rst_sen_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		sw_rst_sen_2	

Module name: INFRA_AO_MBIST Base address: (+10001000h)

Address	Name	Width	Register Function
10001190	<u>INFRA_AO_MBIST_DELSEL_MD32</u>	32	INFRA_AO_DELSEL_MD32
10001194	<u>INFRA_AO_MBIST_DELSEL_MD32_1</u>	32	INFRA_AO_DELSEL_MD32_1
10001198	<u>INFRA_AO_MBIST_DELSEL_MD32_2</u>	32	INFRA_AO_DELSEL_MD32_2
1000119C	<u>INFRA_AO_MBIST_DELSEL_MD32_3</u>	32	INFRA_AO_DELSEL_MD32_3
100011A0	<u>INFRA_AO_MBIST_DELSEL</u>	32	INFRA_AO_MBIST_DELSEL
100011A4	<u>INFRA_AO_MBIST_BSEL</u>	32	INFRA_AO_MBIST_BSEL
100011A8	<u>INFRA_AO_MBIST_CFG</u>	32	INFRA_AO_MBIST_CFG
100011AC	<u>INFRA_AO_MBIST_FUSE_SRAMROM</u>	32	INFRA_AO_MBIST_FUSE_SRAMROM
100011F0	<u>INFRA_AO_MBIST_FUSE_MON</u>	32	INFRA_AO_MBIST_FUSE_MON
100011B4	<u>INFRA_AO_MBIST_HOLDB</u>	32	INFRA_AO_MBIST_HOLDB
100011B8	<u>INFRA_AO_MBIST_MODE</u>	32	INFRA_AO_MBIST_Mode
100011BC	<u>INFRA_AO_MBIST_MON_SEL</u>	32	INFRA_AO_MBIST_MON_SEL
100011C0	<u>INFRA_AO_MBIST_RESULT</u>	32	INFRA_AO_MBIST_Result
10001250	<u>INFRA_AO_MBIST_FUSE_SCP_1</u>	32	INFRA_AO_MBIST_FUSE_SCP_1
10001254	<u>INFRA_AO_MBIST_FUSE_SCP_2</u>	32	INFRA_AO_MBIST_FUSE_SCP_2

10001190 INFRA AO M **INFRA AO DELSEL MD32** **AAAAAAAA**
BIST DELSE
L MD32

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	scp_mad_mem_dsel1				md32_mem_dsel_27_0											
Type	RW				RW											
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md32_mem_dsel_27_0															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s) Name	Description
31:28 scp_mad_mem_dsel	
27:0 md32_mem_dsel_27_0	

10001194 INFRA AO M **INFRA AO DELSEL MD32 1** **oAAAAAAAA**
BIST DELSE
L MD32 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					md32_mem_dsel_55_28											
Type					RW											
Reset					1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md32_mem_dsel_55_28															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s) Name	Description
27:0 md32_mem_dsel_55_28	

10001198 INFRA AO M **INFRA AO DELSEL MD32 2** **oAAAAAAAA**
BIST DELSE
L MD32 2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					md32_mem_dsel_83_56											
Type					RW											
Reset					1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md32_mem_dsel_83_56															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s) Name	Description
27:0 md32_mem_dsel_83_56	

1000119C INFRA AO M **INFRA AO DELSEL MD32 3** **0AAAAAAA**
BIST DELSE
L MD32 3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					md32_mem_delsel_111_84											
Type					RW											
Reset					1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md32_mem_delsel_111_84															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s) Name	Description
27:0 md32_mem_delsel_111_84	

100011A0 INFRA AO M **INFRA AO MBIST DELSEL** **00AA0000**
BIST DELSE
L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name									scpsys_mem_delsel											
Type									RW											
Reset									1	0	1	0	1	0	1	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name																				
Type																				
Reset																				

Bit(s) Name	Description
23:16 scpsys_mem_delsel	

100011A4 INFRA AO M **INFRA AO MBIST BSEL** **0000000F**
BIST BSEL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													infra_ao_top_mbist_bsel			
Type													RW			
Reset													1	1	1	1

Bit(s) Name	Description
3:0 infra_ao_top_mbist_bsel	

100011A8 INFRA AO M **INFRA AO MBIST CFG** **00000000**

BIST_CFG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												rg_scp_ram_mbist_rprst_b	ram_fuse_load		rg_sramrom_ram_mbist_rprst_b	rg_mbist_rst_b
Type												RW	RW		RW	RW
Reset												0	0		0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														infra_ao_top_mbist_backgroud		
Type														RW		
Reset														0	0	0

Bit(s)	Name	Description
20	rg_scp_ram_mbist_rprst_b	
19	ram_fuse_load	
17	rg_sramrom_ram_mbist_rprst_b	
16	rg_mbist_rst_b	
2:0	infra_ao_top_mbist_backgroud	

100011AC INFRA_AO_M BIST_FUSE SRAMROM **INFRA_AO_MBIST_FUSE SRAMROM** **0000007F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	sramrom_ram_mbist_rp_ok												sramrom_ram_mbist_rp_fail				
Type	RO												RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	sramrom_ram_mbist_rp_fail									sramrom_ram_pre_fuse							
Type	RO									RO							
Reset	0	0	0	0	0	0	0	0		1	1	1	1	1	1	1	

Bit(s)	Name	Description
31:20	sramrom_ram_mbist_rp_ok	
19:8	sramrom_ram_mbist_rp_fail	
6:0	sramrom_ram_pre_fuse	

100011Fo INFRA_AO_M BIST_FUSE MON **INFRA_AO_MBIST_FUSE_MON** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name			mbist_fuse_mon_sel										mbist_pre_fuse_mon_sel					
Type			RW										RW					
Reset			0	0	0	0	0	0			0	0	0	0	0	0		

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mbist_repair_fuse_mon								mbist_repair_pre_fuse_mon							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
29:24	mbist_fuse_mon_sel
21:16	mbist_pre_fuse_mon_sel
15:8	mbist_repair_fuse_mon
7:0	mbist_repair_pre_fuse_mon

100011B4 INFRA AO M INFRA AO MBIST HOLDB 00000001
BIST HOLDB

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																scpsys_mbist_holdb
Type																RW
Reset																1

Bit(s) Name	Description
0	scpsys_mbist_holdb

100011B8 INFRA AO M INFRA AO MBIST Mode 00000000
BIST MODE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	scpsys_mbist_sleep_test	scpsys_mbist_sleep_w	scpsys_mbist_sleep_r	scpsys_mbist_sleep_nv												
Type	RW	RW	RW	RW												
Reset	0	0	0	0												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														scp_mdbist_mode	scpsys_mbist_mode	md32_mbi_st_mode
Type														RW	RW	RW
Reset														0	0	0

Bit(s) Name	Description
31	scpsys_mbist_sleep_test
30	scpsys_mbist_sleep_w

Bit(s)	Name	Description
29	scpsys_mbist_sleep_r	
28	scpsys_mbist_sleep_inv	
2	scp_mad_mbist_mode	
1	scpsys_mbist_mode	
0	md32_mbist_mode	

100011BC INFRA AO M **INFRA AO MBIST MON SEL** **00000000**
BIST MON S
EL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												infra_ao_top_mbist_fail_sel				
Type												RW				
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															infra_ao_top_mbist_done_sel	
Type															RW	
Reset															0	0

Bit(s)	Name	Description
20:16	infra_ao_top_mbist_fail_sel	
	el	
1:0	infra_ao_top_mbist_done_sel	
	el	

100011C0 INFRA AO M **INFRA AO MBIST Result** **00000000**
BIST RESULT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	infra_ao_mbist_debug_mon															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_ao_mbist_debug_mon															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	infra_ao_mbist_debug_mon	

10001250 INFRA AO M **INFRA AO MBIST FUSE SCP 1** **00000000**
BIST FUSE
SCP 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	scp_ram_mbisr_rp_ok															
Type	RO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	scp_ram_mbisr_rp_fail															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 scp_ram_mbisr_rp_ok	
15:0 scp_ram_mbisr_rp_fail	

10001254 INFRA AO M BIST FUSE SCP 2 **INFRA AO MBIST FUSE SCP 2** **0000007F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											scp_ram_pre_fuse					
Type											RO					
Reset										1	1	1	1	1	1	1

Bit(s) Name	Description
6:0 scp_ram_pre_fuse	

Module name: infracfg_reg Base address: (+10201000h)

Address	Name	Width	Register Function
10201000	<u>INFRA TOPAXI S Io STA</u>	32	Top AXI Fabric SIO Control Register
10201008	<u>INFRA TOPAXI S I1 STA</u>	32	gce2mmmapb
10201004	<u>INFRA TOPAXI M I STA</u>	32	Top AXI Fabric MI Control Register
10201010	<u>INFRA MCI SIO STA</u>	32	MCI Infra MFG SIO Port Dispatcher SI Signals
10201018	<u>INFRA MCI SI2 STA</u>	32	MCI Infra MFG SI2 Port Dispatcher SI Signals
10201040	<u>INFRA MIPI ASYNC APB STA</u>	32	MIPI CSI and DSI APB Async Timeout Error Address
10201044	<u>INFRA APMIXEDSYS ASYNC APB STA</u>	32	APMIXEDSYS Async APB Timeout Error Address
10201048	<u>INFRA EFUSEC ASYNC APB STA</u>	32	Efusec Async APB Timeout Error Address
1020104C	<u>INFRA BSI BPI ASYNC APB STA</u>	32	BSI BPI Async APB Timeout Error Address
10201100	<u>INFRA TOP DBG CON0</u>	32	Infra TOP Debug Control 0
10201104	<u>INFRA TOP DBG CON1</u>	32	Infra TOP Debug Control 1

Address	Name	Width	Register Function
10201108	<u>INFRA TOP DBG CON₂</u>	32	Infra TOP Debug Control 2
1020110C	<u>INFRA TOP DBG CON₃</u>	32	Infra TOP Debug Control 3
10201200	<u>INFRA SCPSYS DBG SEL</u>	32	Infra TOP SCPSYS Debug Select
10201250	<u>MDSYS INTF PERMON₀</u>	32	MDSYS INTF PREMON 0
10201254	<u>MDSYS INTF PERMON₁</u>	32	MDSYS INTF PREMON 1
10201258	<u>MDSYS INTF PERMON₂</u>	32	MDSYS INTF PREMON 2
1020125C	<u>MDSYS INTF PERMON₃</u>	32	MDSYS INTF PREMON 3
10201260	<u>MDSYS INTF PERMON₄</u>	32	MDSYS INTF PREMON 4
10201264	<u>MDSYS INTF PERMON₅</u>	32	MDSYS INTF PREMON 5
10201268	<u>MDSYS INTF PERMON₆</u>	32	MDSYS INTF PREMON 6
1020126C	<u>MDSYS INTF PERMON₇</u>	32	MDSYS INTF PREMON 7
10201274	<u>INFRA TOPAXI PERMON₀</u>	32	Infra TOPAXI PERMON 0
10201278	<u>INFRA TOPAXI PERMON₁</u>	32	Infra TOPAXI PERMON 1
1020127C	<u>INFRA TOPAXI PERMON₂</u>	32	Infra TOPAXI PERMON 2
10201280	<u>INFRA TOPAXI PERMON₃</u>	32	Infra TOPAXI PERMON 3
10201284	<u>INFRA TOPAXI PERMON₄</u>	32	Infra TOPAXI PERMON 4
10201288	<u>INFRA TOPAXI PERMON₅</u>	32	Infra TOPAXI PERMON 5
1020128C	<u>INFRA TOPAXI PERMON₆</u>	32	Infra TOPAXI PERMON 6
10201290	<u>INFRA TOPAXI PERMON₇</u>	32	Infra TOPAXI PERMON 7
10201294	<u>INFRA TOPAXI PERMON₈</u>	32	Infra TOPAXI PERMON 8
10201180	<u>INFRA BUS IDLE STA₁</u>	32	Infrasys Bus Idle Status Set 0
10201184	<u>INFRA BUS IDLE STA₂</u>	32	Infrasys Bus Idle Status Set 1
10201188	<u>INFRA BUS IDLE STA₃</u>	32	Infrasys Bus Idle Status Set 2
1020118C	<u>INFRA BUS IDLE STA₄</u>	32	Infrasys Bus Idle Status Set 3
10201190	<u>INFRA BUS IDLE STA₅</u>	32	Infrasys Bus Idle Status Set 4
102011A0	<u>INFRA BUS IDLE LAT₁</u>	32	Infrasys Bus Idle Status LAT 1
102011A4	<u>INFRA BUS IDLE LAT₂</u>	32	Infrasys Bus Idle Status LAT 2

Address	Name	Width	Register Function
102011A8	<u>INFRA BUS IDLE LAT3</u>	32	Infrasys Bus Idle Status LAT 3
102011AC	<u>INFRA BUS IDLE LAT4</u>	32	Infrasys Bus Idle Status LAT 4
102011B0	<u>INFRA BUS IDLE LAT5</u>	32	Infrasys Bus Idle Status LAT 5
10201300	<u>INFRA MD1 BOOT STA0</u>	32	mdi_boot_status[31:0]
10201304	<u>INFRA MD1 BOOT STA1</u>	32	mdi_boot_status[63:32]
10201310	<u>MD2AP DUMMY</u>	32	reg_md2ap_dummy
10201314	<u>L2C INFRA CTRL</u>	32	l2c_infra_ctrl

10201000 INFRA TOPA XI SIO STA **Top AXI Fabric SIO Control Register** **01000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								topaxi_sio_ctrl_updated								
Type								RU								
Reset								1								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			topaxi_sio_wrot_busy	topaxi_sio_rd_busy	topaxi_sio_set_rid_miss	topaxi_sio_set_bid_miss	topaxi_sio_dfs_lv_set_wirq	topaxi_sio_dfs_lv_set_rirq	topaxi_sio_r_chnl_sel				topaxi_sio_b_chnl_sel			
Type			RU	RU	RU	RU	RU	RU	RU				RU			
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
24		topaxi_sio_ctrl_updated	
13		topaxi_sio_wrot_busy	
12		topaxi_sio_rd_busy	
11		topaxi_sio_set_rid_miss	
10		topaxi_sio_set_bid_miss	
9		topaxi_sio_dfs_lv_set_wirq	
8		topaxi_sio_dfs_lv_set_rirq	
7:4		topaxi_sio_r_chnl_sel	
3:0		topaxi_sio_b_chnl_sel	

10201008 INFRA TOPA
XI SI1 STA

gce2mmapb

01000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								gce2mmapb_ctrl_updated								
Type								RU								
Reset								1								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			gce2mmapb_wrot_busy	gce2mmapb_rdot_busy	gce2mmapb_setrid_miss	gce2mmapb_setbid_miss					gce2mmapb_rchnl_sel				gce2mmapb_bchnl_sel	
Type			RU	RU	RU	RU					RU				RU	
Reset			0	0	0	0					0	0			0	0

Bit(s)	Mnemonic	Name	Description
24		gce2mmapb_ctrl_updated	
13		gce2mmapb_wrot_busy	
12		gce2mmapb_rdot_busy	
11		gce2mmapb_setrid_miss	
10		gce2mmapb_setbid_miss	
5:4		gce2mmapb_rchnl_sel	
1:0		gce2mmapb_bchnl_sel	

10201004 INFRA TOPA
XI MI STA

Top AXI Fabric MI Control Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													topa_xi_m_i4_wbusy	topa_xi_m_i4_rbusy	topa_xi_m_i4_e_rrmi_d_se_t_birt_rq	topa_xi_m_i4_e_rrmi_d_se_t_birt_rq
Type													RU	RU	RU	RU
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	topa_xi_m_i3_wbusy	topa_xi_m_i3_rbusy	topa_xi_m_i3_e_rrmi_d_se_t_birt_rq	topa_xi_m_i3_e_rrmi_d_se_t_birt_rq	topa_xi_m_i2_wbusy	topa_xi_m_i2_rbusy	topa_xi_m_i2_e_rrmi_d_se_t_birt_rq	topa_xi_m_i2_e_rrmi_d_se_t_birt_rq	topa_xi_m_i1_wbusy	topa_xi_m_i1_rbusy	topa_xi_m_i1_e_rrmi_d_se_t_birt_rq	topa_xi_m_i1_e_rrmi_d_se_t_birt_rq	topa_xi_m_io_wbusy	topa_xi_m_io_rbusy	topa_xi_m_io_e_rrmi_d_se_t_birt_rq	topa_xi_m_io_e_rrmi_d_se_t_birt_rq
Type	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU

Bit(s)	Mnemonic	Name	Description
28		mci_sio_ctrl_updated	
24		mci_sio_wr_ot_busy	
20		mci_sio_rd_ot_busy	
18:16		mci_sio_r_chnl_sel	
14:12		mci_sio_b_chnl_sel	
9		mci_sio_set_rid_miss	
8		mci_sio_set_bid_miss	
4		mci_sio_dispat	cher_idle
0		mci_sio_cmd_qu	eue_full

10201018 INFRA MCI MCI Infra MFG SI2 Port 00000000
SI2 STA Dispatcher SI Signals

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				mci_si2_ctrl_updated				mci_si2_wr_ot_busy				mci_si2_rd_ot_busy		mci_si2_r_chnl_sel		
Type				RU				RU				RU		RU		
Reset				0				0				0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mci_si2_b_chnl_sel						mci_si2_set_rid_miss	mci_si2_set_bid_miss				mci_si2_dispatcher_idle				mci_si2_cmd_queue_full
Type	RU						RU	RU				RU				RU
Reset		0	0	0			0	0				0				0

Bit(s)	Mnemonic	Name	Description
28		mci_si2_ctrl_updated	
24		mci_si2_wr_ot_busy	
20		mci_si2_rd_ot_busy	
18:16		mci_si2_r_chnl_sel	
14:12		mci_si2_b_chnl_sel	
9		mci_si2_set_rid_miss	
8		mci_si2_set_bid_miss	
4		mci_si2_dispat	cher_idle
0		mci_si2_cmd_qu	eue_full

10201040 INFRA MIPI MIPI CSI and DSI APB Async 00000000
ASYNC APB Timeout Error Address STA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mipi_csi_tx_err_addr_reg															
Type	RU															
Reset							0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mipi_dsi_tx_err_addr_reg															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
25:16		mipi_csi_tx_er_r_addr_reg	
9:0		mipi_dsi_tx_er_r_addr_reg	

10201044 INFRA APMI XEDSYS ASY NC APB STA **APMIXEDSYS Async APB Timeout Error Address** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	apmixedsys_tx_err_addr_reg															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0		apmixedsys_tx_err_addr_reg	

10201048 INFRA EFUS EC ASYNC A PB STA **Efusec Async APB Timeout Error Address** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	efusec_tx_err_addr_reg															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		efusec_tx_err_addr_reg	

1020104C INFRA BSI BPI ASYNC APB STA **BSI BPI Async APB Timeout Error Address** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	bsi_bpi_tx_err_addr_reg															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		bsi_bpi_tx_err_addr_reg	

10201100 INFRA_TOP **Infra TOP Debug Control 0** **00000000**
DBG_CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_debug_mono															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		reg_debug_mono	Debug monitor control register 0

10201104 INFRA_TOP **Infra TOP Debug Control 1** **00000000**
DBG_CON1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_debug_mon1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		reg_debug_mon1	Debug monitor control register 1

10201108 INFRA_TOP **Infra TOP Debug Control 2** **00000000**
DBG_CON2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_debug_mon2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		reg_debug_mon2	Debug monitor control register 2

1020110C INFRA TOP **Infra TOP Debug Control 3** **00000000**
DBG CON3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_debug_mon3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		reg_debug_mon3	Debug monitor control register 3

10201200 INFRA SCPS **Infra TOP SCPSYS Debug Select** **00000000**
YS DBG SEL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	scpsys_dbg_sel															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0		scpsys_dbg_sel	

10201250 MDSYS INTF **MDSYS INTF PREMON 0** **00000000**
PERMON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_mdbus_axi_prf_mon_en							rg_mdbus_mon_sel	rg_mdbus_out_sel					rg_mdbus_r_os_thr		
Type	RW							RW	RW					RW		
Reset	0							0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_mdbus_r_os_thr		rg_mdbus_w_os_thr					rg_mdbus_addr_set_ren	rg_mdbus_addr_set_wen	rg_mdbus_addr_match_dis	rg_mdbus_set2_ren	rg_mdbus_set1_ren	rg_mdbus_set2_wen	rg_mdbus_set1_wen	rg_mdbus_id_match_dis	rg_mdbus_mon_clr
Type	RW		RW					RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		rg_mdbus_axi_p	
		rf_mon_en	
24		rg_mdbus_mon_sel	
23:19		rg_mdbus_out_sel	
18:14		rg_mdbus_r_os_thr	
13:9		rg_mdbus_w_os_thr	
8		rg_mdbus_addr_set_ren	
7		rg_mdbus_addr_set_wen	
6		rg_mdbus_addr_match_dis	
5		rg_mdbus_set2_ren	
4		rg_mdbus_set1_ren	
3		rg_mdbus_set2_wen	
2		rg_mdbus_set1_wen	
1		rg_mdbus_id_match_dis	
0		rg_mdbus_mon_clr	

10201254 MDSYS INTF PERMON1 MDSYS INTF PREMON 1 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				rg_mdbus_id_set2												
Type				RW												
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rg_mdbus_id_set1												
Type				RW												
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:16		rg_mdbus_id_set2	
12:0		rg_mdbus_id_set1	

10201258 MDSYS INTF PERMON2 MDSYS INTF PREMON 2 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				rg_mdbus_id_en2												
Type				RW												
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_mdbus_id_en1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:16		rg_mdbus_id_en 2	
12:0		rg_mdbus_id_en 1	

1020125C MDSYS INTF PERMON3 MDSYS INTF PREMON 3 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_mdbus_addr_start_wset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_mdbus_addr_start_wset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		rg_mdbus_addr_start_wset	

10201260 MDSYS INTF PERMON4 MDSYS INTF PREMON 4 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_mdbus_addr_end_wset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_mdbus_addr_end_wset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		rg_mdbus_addr_end_wset	

10201264 MDSYS INTF PERMON5 MDSYS INTF PREMON 5 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_mdbus_addr_start_rset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_mdbus_addr_start_rset															
Type	RW															

Reset	0								0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rg_topaxi_mi_topaxi_si_r_os_thr		rg_topaxi_mi_topaxi_si_w_os_thr					rg_topaxi_mi_topaxi_si_addr_set_ren	rg_topaxi_mi_topaxi_si_addr_set_wen	rg_topaxi_mi_topaxi_si_addr_match_dis	rg_topaxi_mi_topaxi_si_set2_ren	rg_topaxi_mi_topaxi_si_set1_ren	rg_topaxi_mi_topaxi_si_set2_wen	rg_topaxi_mi_topaxi_si_set1_wen	rg_topaxi_mi_topaxi_si_id_ma_tch_dis	rg_topaxi_mi_topaxi_si_mon_clr	
Type	RW		RW					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31		rg_topaxi_mi_topaxi_si_axi_permon_en	
23:19		rg_topaxi_mi_topaxi_si_out_sel	
18:14		rg_topaxi_mi_topaxi_si_r_os_thr	
13:9		rg_topaxi_mi_topaxi_si_w_os_thr	
8		rg_topaxi_mi_topaxi_si_addr_set_ren	
7		rg_topaxi_mi_topaxi_si_addr_set_wen	
6		rg_topaxi_mi_topaxi_si_addr_match_dis	
5		rg_topaxi_mi_topaxi_si_set2_ren	
4		rg_topaxi_mi_topaxi_si_set1_ren	
3		rg_topaxi_mi_topaxi_si_set2_wen	
2		rg_topaxi_mi_topaxi_si_set1_wen	
1		rg_topaxi_mi_topaxi_si_id_ma_tch_dis	
0		rg_topaxi_mi_topaxi_si_mon_clr	

10201278 INFRA TOPAXI PERMON 1

Infra TOPAXI PERMON 1

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_topaxi_mi_topaxi_si_id_set2															
Type	RW															
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_topaxi_mi_topaxi_si_id_set1															

Type						RW										
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:16		rg_topaxi_mi_t opaxi_si_id_se t2	
10:0		rg_topaxi_mi_t opaxi_si_id_se t1	

1020127C INFRA TOPA **Infra TOPAXI PERMON 2** **00000000**
XI PERMON
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_topaxi_mi_topaxi_si_id_en2															
Type	RW															
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_topaxi_mi_topaxi_si_id_en1															
Type	RW															
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:16		rg_topaxi_mi_t opaxi_si_id_en 2	
10:0		rg_topaxi_mi_t opaxi_si_id_en 1	

10201280 INFRA TOPA **Infra TOPAXI PERMON 3** **00000000**
XI PERMON
3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_topaxi_mi_topaxi_si_addr_start_wset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_topaxi_mi_topaxi_si_addr_start_wset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		rg_topaxi_mi_t opaxi_si_addr_ start_wset	

10201284 INFRA TOPA **Infra TOPAXI PERMON 4** **00000000**
XI PERMON
4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_topaxi_mi_topaxi_si_addr_end_wset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_topaxi_mi_topaxi_si_addr_end_wset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		rg_topaxi_mi_t opaxi_si_addr_ end_wset	

10201288 INFRA TOPA **Infra TOPAXI PERMON 5** **00000000**
XI PERMON
5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_topaxi_mi_topaxi_si_addr_start_rset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_topaxi_mi_topaxi_si_addr_start_rset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		rg_topaxi_mi_t opaxi_si_addr_ start_rset	

1020128C INFRA TOPA **Infra TOPAXI PERMON 6** **00000000**
XI PERMON
6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_topaxi_mi_topaxi_si_addr_end_rset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_topaxi_mi_topaxi_si_addr_end_rset															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		rg_topaxi_mi_t opaxi_si_addr_ end_rset	

10201290 INFRA TOPA **Infra TOPAXI PERMON 7** **00000000**
XI PERMON

7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_topaxi_mi_topaxi_si_cyc_thr															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_topaxi_mi_topaxi_si_cyc_thr															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		rg_topaxi_mi_t opaxi_si_cyc_thr	

10201294 INFRA TOPA **Infra TOPAXI PERMON 8** **00000000**
XI PERMON

8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_topaxi_mi_topaxi_si_mon_result															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_topaxi_mi_topaxi_si_mon_result															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		rg_topaxi_mi_t opaxi_si_mon_result	

10201180 INFRA BUS **Infrasys Bus Idle Status Set 0** **00000000**
IDLE STA1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	peri_bus_idle															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	peri_bus_idle															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		peri_bus_idle	

10201184 INFRA BUS **Infrasys Bus Idle Status Set 1** **00000000**

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mem_idle_async															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		mem_idle_async	

102011A0 INFRA_BUS **Infrasys Bus Idle Status LAT 1** **00000000**
IDLE LAT1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	peri_bus_idle_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	peri_bus_idle_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		peri_bus_idle_lat	

102011A4 INFRA_BUS **Infrasys Bus Idle Status LAT 2** **00000000**
IDLE LAT2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	peri_bus_idle_async_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	peri_bus_idle_async_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		peri_bus_idle_async_lat	

102011A8 INFRA_BUS **Infrasys Bus Idle Status LAT 3** **00000000**
IDLE LAT3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	infra_bus_idle_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_bus_idle_lat															
Type	RU															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:0		infra_bus_idle_lat	

102011AC INFRA_BUS **INFRASYS BUS IDLE STATUS LAT 4** **00000000**
IDLE LAT4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	infra_bus_idle_async_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_bus_idle_async_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		infra_bus_idle_async_lat	

102011B0 INFRA_BUS **INFRASYS BUS IDLE STATUS LAT 5** **00000000**
IDLE LAT5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mem_idle_async_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mem_idle_async_lat															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		mem_idle_async_lat	

10201300 INFRA_MD1 **MD1_BOOT_STATUS[31:0]** **00000000**
BOOT_STA0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_boot_status															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_boot_status															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		md1_boot_status	

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10201304 INFRA MD1 BOOT STA1 md1_boot_status[63:32] 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md1_boot_status_1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md1_boot_status_1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

31:0 md1_boot_status_1

10201310 MD2AP DUMMY reg_md2ap_dummy 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_md2ap_dummy															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

15:0 reg_md2ap_dummy

10201314 L2C INFRA CTRL l2c_infra_ctrl 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																re_l2c_infra_sw_reset
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

0 re_l2c_infra_sw_reset

Module name: INFRA_MBIST Base address: (+1020d000h)

Address	Name	Width	Register Function
1020D000	<u>INFRA_DELSEL0</u>	32	INFRA DELSEL 0
1020D004	<u>INFRA_DELSEL1</u>	32	INFRA DELSEL 1
1020D008	<u>INFRA_DELSEL2</u>	32	INFRA DELSEL 2
1020D00C	<u>INFRA_DELSEL3</u>	32	INFRA DELSEL 3
1020D010	<u>INFRA_DELSEL4</u>	32	INFRA DELSEL 4
1020D014	<u>INFRA_DELSEL5</u>	32	INFRA DELSEL 5
1020D09C	<u>INFRA_DELSEL6</u>	32	INFRA DELSEL 6
1020D018	<u>INFRA_MBIST_BS EL0</u>	32	INFRA BSEL 0
1020D01C	<u>INFRA_MBIST_BS EL1</u>	32	INFRA BSEL 1
1020D020	<u>INFRA_MBIST_BS EL2</u>	32	INFRA BSEL 2
1020D024	<u>INFRA_MBIST_BS EL3</u>	32	INFRA BSEL 3
1020D028	<u>INFRA_MBIST_GC PUROM_MISR_IN</u>	32	Infra GCPUROM MISR
1020D030	<u>INFRA_MBIST_SR AMROM_MISR_IN0</u>	32	Infra SRAMROM MISR 0
1020D034	<u>INFRA_MBIST_SR AMROM_MISR_IN1</u>	32	Infra SRAMROM MISR 1
1020D038	<u>INFRA_MBIST_SR AMROM_MISR_IN2</u>	32	Infra SRAMROM MISR 2
1020D03C	<u>INFRA_MBIST_SR AMROM_MISR_IN3</u>	32	Infra SRAMROM MISR 3
1020D040	<u>INFRA_MBIST_SR AMROM_MISR_IN4</u>	32	Infra SRAMROM MISR 4
1020D044	<u>INFRA_MBIST_SR AMROM_MISR_IN5</u>	32	Infra SRAMROM MISR 5
1020D048	<u>INFRA_MBIST_BA CKGROUND</u>	32	Infra Background
1020D04C	<u>INFRA_MBIST_GC PU_DEBUG</u>	32	Infra GCPU Debug
1020D050	<u>INFRA_MBIST_DE BUG</u>	32	Infra Debug
1020D054	<u>INFRA_MBIST_HO LDB</u>	32	Infra HOLDB
1020D060	<u>INFRA_MBIST_MO DE0</u>	32	Infra MBIST Mode 0
1020D064	<u>INFRA_MBIST_MO DE1</u>	32	Infra MBIST Mode 1
1020D068	<u>INFRA_MBIST_DO NE0</u>	32	Infra MBIST Done 0
1020D06C	<u>INFRA_MBIST_DO NE1</u>	32	Infra MBIST Done 1
1020D070	<u>INFRA_MBIST_FA IL0</u>	32	Infra MBIST Fail 0
1020D074	<u>INFRA_MBIST_FA IL1</u>	32	Infra MBIST Fail 1
1020D078	<u>INFRA_MBIST_FA IL2</u>	32	Infra MBIST Fail 2
1020D098	<u>INFRA_MBIST_FA</u>	32	Infra MBIST Fail 3

Address	Name	Width	Register Function
	<u>IL3</u>		
1020D07C	<u>INFRA_MBIST_GC_PUROM_CKSUM0</u>	32	Infra GCPUROM Checksum
1020D080	<u>INFRA_MBIST_SR_AMROM_CKSUM0</u>	32	Infra SRAMROM Checksum 0
1020D084	<u>INFRA_MBIST_SR_AMROM_CKSUM1</u>	32	Infra SRAMROM Checksum 1
1020D088	<u>INFRA_MBIST_SR_AMROM_CKSUM2</u>	32	Infra SRAMROM Checksum 2
1020D08C	<u>INFRA_MBIST_SR_AMROM_CKSUM3</u>	32	Infra SRAMROM Checksum 3
1020D090	<u>INFRA_MBIST_SR_AMROM_CKSUM4</u>	32	Infra SRAMROM Checksum 4
1020D094	<u>INFRA_MBIST_SR_AMROM_CKSUM5</u>	32	Infra SRAMROM Checksum 5

1020D000 INFRA_DELS INFRA_DELSEL_0 AAAAAAAAA
EL0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	perisys_delsel_31_0															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	perisys_delsel_31_0															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s) Name	Description
31:0 perisys_delsel_31_0	

1020D004 INFRA_DELS INFRA_DELSEL_1 2AAAAAAAA
EL1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			perisys_delsel_61_32													
Type			RW													
Reset			1	0	1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	perisys_delsel_61_32															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s) Name	Description
29:0 perisys_delsel_61_32	

1020D008 INFRA_DELS INFRA_DELSEL_2 AAAAAAAAA
EL2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ccif_md2md_dtsel				mm_iommu_dtsel											
Type	RW				RW											
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mm_iommu_dtsel															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s)	Name	Description
31:28	ccif_md2md_dtsel	
27:0	mm_iommu_dtsel	

1020D00C INFRA_DELS INFRA DELSEL 3 AAAAAAAAA
EL3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ccif_dtsel				ccifi_dtsel				peri_iommu_dtsel							
Type	RW				RW				RW							
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	peri_iommu_dtsel															
Type	RW															
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s)	Name	Description
31:28	ccif_dtsel	
27:24	ccifi_dtsel	
23:0	peri_iommu_dtsel	

1020D010 INFRA_DELS INFRA DELSEL 4 A5154AA5
EL4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	audio_dtsel											gce_dtsel				gcpu_rom_dtsel
Type	RW											RW				RW
Reset	1	0	1	0	0	1	0	1				1	0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	gcpu_rom_dtsel				gcpu_ram_dtsel											
Type	RW				RW											
Reset	0	1	0	0	1	0	1	0	1	0	1	0	0	1	0	1

Bit(s)	Name	Description
31:24	audio_dtsel	
20:17	gce_dtsel	
16:12	gcpu_rom_dtsel	
11:0	gcpu_ram_dtsel	

1020D014 INFRA_DELS INFRA DELSEL 5 AAAAA50A

EL5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	debugtop_dels el				emi_delsel												
Type	RW				RW												
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	sramrom_rom_delsel2				sramrom_rom_delsel							sramrom_ram_delsel					
Type	RW				RW							RW					
Reset	1	0	1	0	0	1	0	1	0	0		0	1	0	1	0	

Bit(s) Name	Description
31:28	debugtop_delsel
27:16	emi_delsel
15:11	sramrom_rom_delsel2
10:6	sramrom_rom_delsel
4:0	sramrom_ram_delsel

1020D09C INFRA_DELS

INFRA_DELSEL_6

0AAAAAAA

EL6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					dvfs_proci_delsel_1				dvfs_proci_delsel				dvfs_proco_delsel_1			
Type					RW				RW				RW			
Reset					1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dvfs_proco_delsel				anc_md32_mbist_delsel								ssusb_dev_epo_sram_delsel			
Type	RW				RW								RW			
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s) Name	Description
27:24	dvfs_proci_delsel_1
23:20	dvfs_proci_delsel
19:16	dvfs_proco_delsel_1
15:12	dvfs_proco_delsel
11:4	anc_md32_mbist_delsel
3:0	ssusb_dev_epo_sram_delsel

1020D018 INFRA_MBIST

INFRA_BSEL_0

FFFFFFFF

T_BSEL_0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	infra_bsel_31_0															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_bsel_31_0															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s) Name	Description
31:0	infra_bsel_31_0

Bit(s) Name	Description
-------------	-------------

1020D01C INFRA_MBIS **INFRA BSEL 1** **FFFFFFFF**
T_BSEL1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	infra_bsel_63_32															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_bsel_63_32															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s) Name	Description
31:0	infra_bsel_63_32

1020D020 INFRA_MBIS **INFRA BSEL 2** **FFFFFFFF**
T_BSEL2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	infra_bsel_95_64															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	infra_bsel_95_64															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s) Name	Description
31:0	infra_bsel_95_64

1020D024 INFRA_MBIS **INFRA BSEL 3** **000001FF**
T_BSEL3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name								infra_bsel_104_96										
Type								RW										
Reset								1	1	1	1	1	1	1	1	1		

Bit(s) Name	Description
8:0	infra_bsel_104_96

1020D028 INFRA_MBIS **Infra GCPUROM MISR** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_in_95_64															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_in_95_64															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_in_95_64	

1020D03C INFRA_MBIS **Infra SRAMROM MISR 3** **00000000**
T SRAMROM
MISR_IN3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_in_127_96															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_in_127_96															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_in_127_96	

1020D040 INFRA_MBIS **Infra SRAMROM MISR 4** **00000000**
T SRAMROM
MISR_IN4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_in_159_128															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_in_159_128															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_in_159_128	

1020D044 INFRA_MBIS **Infra SRAMROM MISR 5** **00000000**
T SRAMROM
MISR_IN5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	sramrom_rom_misr_in_191_160															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_in_191_160															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	sramrom_rom_misr_in_191_160	

1020D048 INFRA_MBIST_BACKGROUND **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	infra_mbist_background															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																infra_mbist_background_com_p
Type																RW
Reset																0 0 0

Bit(s)	Name	Description
31:16	infra_mbist_background	
2:0	infra_mbist_background_com_p	

1020D04C INFRA_MBIST_GCPU_DEBUG **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	gcpu_ram_mbist_sleep_w				gcpu_ram_mbist_sleep_r				gcpu_ram_mbist_sleep_inv				gcpu_ram_mbist_sleep_test			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:12	gcpu_ram_mbist_sleep_w	
11:8	gcpu_ram_mbist_sleep_r	
7:4	gcpu_ram_mbist_sleep_inv	
3:0	gcpu_ram_mbist_sleep_test	

**1020D050 INFRA_MBIS
T_DEBUG**

Infra Debug

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_ram_mbist_sleep_w	sramrom_ram_mbist_sleep_r	sramrom_ram_mbist_sleep_inv	sramrom_ram_mbist_sleep_test				dvfs_proci_sleep_r	dvfs_proci_sleep_w	dvfs_proci_sleep_inv	dvfs_proci_sleep_test	dvfs_proco_sleep_r	dvfs_proco_sleep_w	dvfs_proco_sleep_inv	dvfs_proco_sleep_test	rg_mbist_rst_b
Type	RW	RW	RW	RW				RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0				0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													anc_md32_sleep_r	anc_md32_sleep_w	anc_md32_sleep_inv	anc_md32_sleep_test
Type													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Name	Description
31	sramrom_ram_mbist_sleep_w	
30	sramrom_ram_mbist_sleep_r	
29	sramrom_ram_mbist_sleep_inv	
28	sramrom_ram_mbist_sleep_test	
24	dvfs_proci_sleep_r	
23	dvfs_proci_sleep_w	
22	dvfs_proci_sleep_inv	
21	dvfs_proci_sleep_test	
20	dvfs_proco_sleep_r	
19	dvfs_proco_sleep_w	
18	dvfs_proco_sleep_inv	
17	dvfs_proco_sleep_test	
16	rg_mbist_rst_b	
3	anc_md32_sleep_r	
2	anc_md32_sleep_w	
1	anc_md32_sleep_inv	
0	anc_md32_sleep_test	

**1020D054 INFRA_MBIS
T_HOLDB**

Infra HOLDB

0FFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					mcusys_dfdsram_mbist_holdb	dvfs_proci_mbist_holdb	dvfs_proco_mbist_holdb	anc_md32_mbist_holdb	ccif_md2_md_holdb	ccif_t_holdb	emi_holdb	audio_holdb	debug_top_holdb	ccif_holdb	gce_holdb	gpu_rom_holdb
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	gpu_rom_holdb						periommu_holdb	mmiommu_holdb	perisys_holdb						sramrom_holdb	sramrom_holdb



							oldb	db							hold b	hold b
Type	RW						RW	RW	RW						RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
27	mcusys_dfd_sram_mbist_holdb	
	db	
26	dvfs_proci_mbist_holdb	
25	dvfs_proco_mbist_holdb	
24	anc_md32_mbist_holdb	
23	ccif_md2md_holdb	
22	ccifi_holdb	
21	emi_holdb	
20	audio_holdb	
19	debugtop_holdb	
18	ccif_holdb	
17	gce_holdb	
16	gpu_rom_holdb	
15:10	gpu_ram_holdb	
9	peri_iommu_holdb	
8	mm_iommu_holdb	
7:2	perisys_holdb	
1	sramrom_rom_holdb	
0	sramrom_ram_holdb	

1020D060 INFRA_MBIST T_MODE0 **Infra MBIST Mode 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				peri_iommu_mbist_mode				audio_mbist_mode								
Type				RW				RW								
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mm_iommu_mbist_mode			perisys_mbist_mode											sramrom_rom_mbist_mode	sramrom_ram_mbist_mode
Type	RW			RW											RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28:26	peri_iommu_mbist_mode	
25:16	audio_mbist_mode	
15:12	mm_iommu_mbist_mode	
11:2	perisys_mbist_mode	
1	sramrom_rom_mbist_mode	
0	sramrom_ram_mbist_mode	

1020D064 INFRA_MBIST T_MODE1 **Infra MBIST Mode 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																	mcusys_dfd_sram_mbist_mode
Type																	RW
Reset																	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	dvfs_proc1_mbist_mode	dvfs_proco_mbist_mode	anc_md32_mbist_mode	ccif_md2md_mbist_mode	ccif1_mbist_mode	gce_mbist_mode	ccif_mbist_mode	debugtop_mbist_mode	emi_mbist_mode	gepu_rom_mbist_mode	gepu_ram_mbist_mode						
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	mcusys_dfd_sram_mbist_mode	
15	dvfs_proc1_mbist_mode	
14	dvfs_proco_mbist_mode	
13	anc_md32_mbist_mode	
12	ccif_md2md_mbist_mode	
11	ccif1_mbist_mode	
10	gce_mbist_mode	
9	ccif_mbist_mode	
8	debugtop_mbist_mode	
7	emi_mbist_mode	
6	gepu_rom_mbist_mode	
5:0	gepu_ram_mbist_mode	

1020D068 INFRA MBIST T_DONE0

Infra MBIST Done 0

1C000F84

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	debugtop_mbist_done	ccif_mbist_done	emi_mbist_done	peri_iommu_mbist_done			audio_mbist_done										
Type	RO	RO	RO	RO			RO										
Reset	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	mm_iommu_mbist_done			perisys_mbist_done										sram_rom_mbist_done	sram_rom_mbist_done		
Type	RO			RO										RO	RO		
Reset	0	0	0	0	1	1	1	1	1	1	0	0	0	0	1	0	0

Bit(s)	Name	Description
31	debugtop_mbist_done	
30	ccif_mbist_done	
29	emi_mbist_done	

Bit(s)	Name	Description
28:26	peri_iommu_mbist_done	
25:16	audio_mbist_done	
15:12	mm_iommu_mbist_done	
11:2	perisys_mbist_done	
1	sramrom_ram_mbist_done	
0	sramrom_rom_mbist_done	

1020Do6C INFRA_MBIS **Infra MBIST Done 1** **00000000**
T_DONE1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												mcusys_dfd_sram_mbist_done	dvfs_proci_pcmim_mbist_done	dvfs_proco_pcmim_mbist_done	ssusb_mbist_done	
Type												RO	RO	RO	RO	
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ssusb_mbist_done				ccif1_mbist_done	anc_md32_mbist_done	ccif_md2md_mbist_done	infra_mbist_done	gce_mbist_done	gepu_rom_mbist_done	gepu_ram_mbist_done					
Type	RO				RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
20	mcusys_dfd_sram_mbist_done	
19	dvfs_proci_pcmim_mbist_done	
18	dvfs_proco_pcmim_mbist_done	
17:12	ssusb_mbist_done	
11	ccif1_mbist_done	
10	anc_md32_mbist_done	
9	ccif_md2md_mbist_done	
8	infra_mbist_done	
7	gce_mbist_done	
6	gepu_rom_mbist_done	
5:0	gepu_ram_mbist_done	

1020Do70 INFRA_MBIS **Infra MBIST Fail 0** **00000000**
T_FAIL0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		peri_iommu_mbist_fail					mm_iommu_mbist_fail							sramrom_rom_mbist_fail		
Type		RO					RO							RO		
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	sramrom_rom_mbist_fail				sramrom_ram_mbist_fail												
Type	RO				RO												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name **Description**

30:25 peri_iommu_mbist_fail
24:18 mm_iommu_mbist_fail
17:12 sramrom_rom_mbist_fail
11:0 sramrom_ram_mbist_fail

1020D074 INFRA_MBIST_FAIL1 **Infra MBIST Fail 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	anc_md32_mbist_fail	emi_mbist_fail						gpu_rom_mbist_fail	gpu_ram_mbist_fail						perisys_mbist_fail	
Type	RO	RO						RO	RO						RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	perisys_mbist_fail															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name **Description**

31 anc_md32_mbist_fail
30:25 emi_mbist_fail
24 gpu_rom_mbist_fail
23:17 gpu_ram_mbist_fail
16:0 perisys_mbist_fail

1020D078 INFRA_MBIST_FAIL2 **Infra MBIST Fail 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						dvfs_proc1_pcmim_mbist_fail_1	dvfs_proc1_pcmim_mbist_fail_0	dvfs_proc1_pcmim_mbist_fail_1	dvfs_proc1_pcmim_mbist_fail_0	ccif_md2_md_mbst_fail	ccif1_mbst_fail	inframbist_fail	debugtop_mbst_fail	ccif_mbst_fail	gce_mbst_fail	audio_mbst_fail
Type						RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	audio_mbst_fail															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name **Description**

26 dvfs_proc1_pcmim_mbist_fail_1

Bit(s)	Name	Description
25	dvfs_proci_pcmim_mbist_fa il_0	
24	dvfs_proco_pcmim_mbist_fa il_1	
23	dvfs_proco_pcmim_mbist_fa il_0	
22	ccif_md2md_mbist_fail	
21	ccif1_mbist_fail	
20	infra_mbist_fail	
19	debugtop_mbist_fail	
18	ccif_mbist_fail	
17	gce_mbist_fail	
16:0	audio_mbist_fail	

1020D098 INFRA MBIS
T FAIL3
Infra MBIST Fail 3
00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											mcusys_dfd_sram_mbist_fail					
Type											RO					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mcusys_dfd_sram_mbist_fail			ssusb_mbist_fail												
Type	RO			RO												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
21:13	mcusys_dfd_sram_mbist_fa il_1	
12:0	ssusb_mbist_fail	

1020D07C INFRA MBIS
T GCPUROM
CKSUMo
Infra GCPUROM Checksum
00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	gcpurom_misr_cksum															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	gcpurom_misr_cksum															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	gcpurom_misr_cksum	

1020D080 INFRA MBIS
T SRAMROM
CKSUMo
Infra SRAMROM Checksum o
00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_cksum_31_0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_cksum_31_0															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_cksum_31_0	

1020Do84 INFRA_MBIS T_SRAMROM CKSUM1 **Infra SRAMROM Checksum 1 **00000000****

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_cksum_63_32															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_cksum_63_32															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_cksum_63_32	

1020Do88 INFRA_MBIS T_SRAMROM CKSUM2 **Infra SRAMROM Checksum 2 **00000000****

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_cksum_95_64															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_cksum_95_64															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_cksum_95_64	

1020Do8C INFRA_MBIS T_SRAMROM CKSUM3 **Infra SRAMROM Checksum 3 **00000000****

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_cksum_95_64															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_cksum_95_64															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_cksum_127_96															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_cksum_127_96															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_cksum_127_96	

1020D090 INFRA_MBIS **Infra SRAMROM Checksum 4** **00000000**
T SRAMROM
CKSUM4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_cksum_159_128															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_cksum_159_128															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_cksum_159_128	

1020D094 INFRA_MBIS **Infra SRAMROM Checksum 5** **00000000**
T SRAMROM
CKSUM5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	sramrom_rom_misr_cksum_191_160															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sramrom_rom_misr_cksum_191_160															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 sramrom_rom_misr_cksum_191_160	

Module name: ldoctl Base address: (+10001000h)

Address	Name	Width	Register Function
---------	------	-------	-------------------

Address	Name	Width	Register Function
10001F98	CPULDO_CTRL_0	32	CPULDO Control 0
10001F9C	CPULDO_CTRL_1	32	CPULDO Control 1
10001FA0	CPULDO_CTRL_2	32	CPULDO Control 2
10001FA4	CPULDO_CTRL_3	32	CPULDO Control 3
10001FA8	CPULDO_CTRL_4	32	CPULDO Control 4
10001FAC	CPULDO_CTRL_5	32	CPULDO Control 5
10001FB0	CPULDO_CTRL_6	32	CPULDO Control 6
10001FB4	CPULDO_CTRL_7	32	CPULDO Control 7
10001FB8	CPULDO_CTRL_8	32	CPULDO Control 8
10001FBC	GPULDO_CTRL_0	32	GPULDO Control 0
10001FC0	GPULDO_CTRL_1	32	GPULDO Control 1
10001FC4	GPULDO_CTRL_2	32	GPULDO Control 2
10001FC8	GPULDO_CTRL_3	32	GPULDO Control 3
10001FCC	GPULDO_CTRL_4	32	GPULDO Control 4
10001FD0	GPULDO_CTRL_5	32	GPULDO Control 5
10001FD4	GPULDO_CTRL_6	32	GPULDO Control 6
10001FD8	GPULDO_CTRL_7	32	GPULDO Control 7
10001FDC	GPULDO_CTRL_8	32	GPULDO Control 8
10001FE0	GPULDO_CTRL_9	32	GPULDO Control 9
10001FE4	GPULDO_CTRL_10	32	GPULDO Control 10

10001F98 CPULDO_CTRL_0 CPULDO Control 0 000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_CPULDO_EN_7	RG_CPULDO_EN_6	RG_CPULDO_EN_5	RG_CPULDO_EN_4	RG_CPULDO_EN_3	RG_CPULDO_EN_2	RG_CPULDO_EN_1	RG_CPULDO_EN_0
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
7		RG_CPULDO_EN_7	
6		RG_CPULDO_EN_6	
5		RG_CPULDO_EN_5	
4		RG_CPULDO_EN_4	
3		RG_CPULDO_EN_3	
2		RG_CPULDO_EN_2	
1		RG_CPULDO_EN_1	
0		RG_CPULDO_EN_0	

10001F9C CPULDO_CTRL_1 CPULDO Control 1 09090909

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				RG_C PULDO_LP_3	RG_CPULDO_VOSEL_3							RG_C PULDO_LP_2	RG_CPULDO_VOSEL_2			
Type				RW	RW							RW	RW			
Reset				0	1	0	0	1				0	1	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RG_C PULDO_LP_1	RG_CPULDO_VOSEL_1							RG_C PULDO_LP_0	RG_CPULDO_VOSEL_0			
Type				RW	RW							RW	RW			
Reset				0	1	0	0	1				0	1	0	0	1

Bit(s)	Mnemonic	Name	Description
28		RG_CPULDO_LP_3	
27:24		RG_CPULDO_VOSEL_3	
20		RG_CPULDO_LP_2	
19:16		RG_CPULDO_VOSEL_2	
12		RG_CPULDO_LP_1	
11:8		RG_CPULDO_VOSEL_1	
4		RG_CPULDO_LP_0	
3:0		RG_CPULDO_VOSEL_0	

10001FA0 CPULDO_CTR
L_2

CPULDO Control 2

09090909

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				RG_C PULDO_LP_7	RG_CPULDO_VOSEL_7							RG_C PULDO_LP_6	RG_CPULDO_VOSEL_6			
Type				RW	RW							RW	RW			
Reset				0	1	0	0	1				0	1	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RG_C PULDO_LP_5	RG_CPULDO_VOSEL_5							RG_C PULDO_LP_4	RG_CPULDO_VOSEL_4			
Type				RW	RW							RW	RW			
Reset				0	1	0	0	1				0	1	0	0	1

Bit(s)	Mnemonic	Name	Description
28		RG_CPULDO_LP_7	
27:24		RG_CPULDO_VOSEL_7	
20		RG_CPULDO_LP_6	
19:16		RG_CPULDO_VOSEL_6	
12		RG_CPULDO_LP_5	
11:8		RG_CPULDO_VOSEL_5	
4		RG_CPULDO_LP_4	

Bit(s)	Mnemonic	Name	Description
3:0		RG_CPULDO_VOSE L_4	

10001FA4 CPULDO_CTR **CPULDO Control 3** **00000000**
L_3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_CPULDO_CAL_7				RG_CPULDO_CAL_6				RG_CPULDO_CAL_5				RG_CPULDO_CAL_4			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_CPULDO_CAL_3				RG_CPULDO_CAL_2				RG_CPULDO_CAL_1				RG_CPULDO_CAL_0			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		RG_CPULDO_CAL_7	
27:24		RG_CPULDO_CAL_6	
23:20		RG_CPULDO_CAL_5	
19:16		RG_CPULDO_CAL_4	
15:12		RG_CPULDO_CAL_3	
11:8		RG_CPULDO_CAL_2	
7:4		RG_CPULDO_CAL_1	
3:0		RG_CPULDO_CAL_0	

10001FA8 CPULDO_CTR **CPULDO Control 4** **0000FF00**
L_4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CPU_LDO_CAL_EN								RG_C PULD O_ND IS_7	RG_C PULD O_ND IS_6	RG_C PULD O_ND IS_5	RG_C PULD O_ND IS_4	RG_C PULD O_ND IS_3	RG_C PULD O_ND IS_2	RG_C PULD O_ND IS_1	RG_C PULD O_ND IS_0
Type	RW								RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_C PULD O_ST B_7	RG_C PULD O_ST B_6	RG_C PULD O_ST B_5	RG_C PULD O_ST B_4	RG_C PULD O_ST B_3	RG_C PULD O_ST B_2	RG_C PULD O_ST B_1	RG_C PULD O_ST B_0	RG_C PULD O_BY PASS_7	RG_C PULD O_BY PASS_6	RG_C PULD O_BY PASS_5	RG_C PULD O_BY PASS_4	RG_C PULD O_BY PASS_3	RG_C PULD O_BY PASS_2	RG_C PULD O_BY PASS_1	RG_C PULD O_BY PASS_0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		CPU_LDO_CAL_EN	
23		RG_CPULDO_NDIS_7	
22		RG_CPULDO_NDIS_6	
21		RG_CPULDO_NDIS_5	
20		RG_CPULDO_NDIS_4	
19		RG_CPULDO_NDIS_3	
18		RG_CPULDO_NDIS_2	
17		RG_CPULDO_NDIS_1	
16		RG_CPULDO_NDIS_0	

Bit(s)	Mnemonic	Name	Description
15		RG_CPULDO_STB_7	
14		RG_CPULDO_STB_6	
13		RG_CPULDO_STB_5	
12		RG_CPULDO_STB_4	
11		RG_CPULDO_STB_3	
10		RG_CPULDO_STB_2	
9		RG_CPULDO_STB_1	
8		RG_CPULDO_STB_0	
7		RG_CPULDO_BYPA	
		SS_7	
6		RG_CPULDO_BYPA	
		SS_6	
5		RG_CPULDO_BYPA	
		SS_5	
4		RG_CPULDO_BYPA	
		SS_4	
3		RG_CPULDO_BYPA	
		SS_3	
2		RG_CPULDO_BYPA	
		SS_2	
1		RG_CPULDO_BYPA	
		SS_1	
0		RG_CPULDO_BYPA	
		SS_0	

10001FAC CPULDO_CTR
 L_5

CPULDO Control 5

000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD	RG_C PULD
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
23		RG_CPULDO_PROB E_I_EN_7	
22		RG_CPULDO_PROB E_I_EN_6	
21		RG_CPULDO_PROB E_I_EN_5	
20		RG_CPULDO_PROB E_I_EN_4	
19		RG_CPULDO_PROB E_I_EN_3	
18		RG_CPULDO_PROB	

Bit(s)	Mnemonic	Name	Description
17		E_I_EN_2 RG_CPULDO_PROB	
16		E_I_EN_1 RG_CPULDO_PROB	
15		E_I_EN_0 RG_CPULDO_PROB	
14		E_V_EN_7 RG_CPULDO_PROB	
13		E_V_EN_6 RG_CPULDO_PROB	
12		E_V_EN_5 RG_CPULDO_PROB	
11		E_V_EN_4 RG_CPULDO_PROB	
10		E_V_EN_3 RG_CPULDO_PROB	
9		E_V_EN_2 RG_CPULDO_PROB	
8		E_V_EN_1 RG_CPULDO_PROB	
7		E_V_EN_0 RG_CPULDO_PROB	
6		E_ENB_7 RG_CPULDO_PROB	
5		E_ENB_6 RG_CPULDO_PROB	
4		E_ENB_5 RG_CPULDO_PROB	
3		E_ENB_4 RG_CPULDO_PROB	
2		E_ENB_3 RG_CPULDO_PROB	
1		E_ENB_2 RG_CPULDO_PROB	
0		E_ENB_1 RG_CPULDO_PROB	
		E_ENB_0 RG_CPULDO_PROB	

10001FB0 CPULDO_CTR
L_6

CPULDO Control 6

FFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_CPULDO_RSV_H_7				RG_CPULDO_RSV_H_6				RG_CPULDO_RSV_H_5				RG_CPULDO_RSV_H_4			
Type	RW				RW				RW				RW			
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_CPULDO_RSV_H_3				RG_CPULDO_RSV_H_2				RG_CPULDO_RSV_H_1				RG_CPULDO_RSV_H_0			
Type	RW				RW				RW				RW			
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:28		RG_CPULDO_RSV_H_7	
27:24		RG_CPULDO_RSV_H_6	
23:20		RG_CPULDO_RSV_H_5	
19:16		RG_CPULDO_RSV_H_4	

Bit(s)	Mnemonic	Name	Description
15:12		RG_CPULDO_RSV_ H_3	
11:8		RG_CPULDO_RSV_ H_2	
7:4		RG_CPULDO_RSV_ H_1	
3:0		RG_CPULDO_RSV_ H_0	

10001FB4 CPULDO_CTR **CPULDO Control 7** **00000000**
L 7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_CPULDO_RSV_M_7				RG_CPULDO_RSV_M_6				RG_CPULDO_RSV_M_5				RG_CPULDO_RSV_M_4			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_CPULDO_RSV_M_3				RG_CPULDO_RSV_M_2				RG_CPULDO_RSV_M_1				RG_CPULDO_RSV_M_0			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		RG_CPULDO_RSV_ M_7	
27:24		RG_CPULDO_RSV_ M_6	
23:20		RG_CPULDO_RSV_ M_5	
19:16		RG_CPULDO_RSV_ M_4	
15:12		RG_CPULDO_RSV_ M_3	
11:8		RG_CPULDO_RSV_ M_2	
7:4		RG_CPULDO_RSV_ M_1	
3:0		RG_CPULDO_RSV_ M_0	

10001FB8 CPULDO_CTR **CPULDO Control 8** **00000000**
L 8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_CPULDO_RSV_L_7				RG_CPULDO_RSV_L_6				RG_CPULDO_RSV_L_5				RG_CPULDO_RSV_L_4			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_CPULDO_RSV_L_3				RG_CPULDO_RSV_L_2				RG_CPULDO_RSV_L_1				RG_CPULDO_RSV_L_0			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		RG_CPULDO_RSV_ L_7	
27:24		RG_CPULDO_RSV_ L_6	

Bit(s)	Mnemonic	Name	Description
23:20		RG_CPULDO_RSV_ L_5	
19:16		RG_CPULDO_RSV_ L_4	
15:12		RG_CPULDO_RSV_ L_3	
11:8		RG_CPULDO_RSV_ L_2	
7:4		RG_CPULDO_RSV_ L_1	
3:0		RG_CPULDO_RSV_ L_0	

10001FBC GPULDO_CTR **GPULDO Control 0** **00000000**
L_0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RG_GPULDO_EN_8	RG_GPULDO_EN_7	RG_GPULDO_EN_6	RG_GPULDO_EN_5	RG_GPULDO_EN_4	RG_GPULDO_EN_3	RG_GPULDO_EN_2	RG_GPULDO_EN_1	RG_GPULDO_EN_0
Type								RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset								0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8		RG_GPULDO_EN_8	
7		RG_GPULDO_EN_7	
6		RG_GPULDO_EN_6	
5		RG_GPULDO_EN_5	
4		RG_GPULDO_EN_4	
3		RG_GPULDO_EN_3	
2		RG_GPULDO_EN_2	
1		RG_GPULDO_EN_1	
0		RG_GPULDO_EN_0	

10001FCo GPULDO_CTR **GPULDO Control 1** **09090909**
L_1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				RG_GPULDO_LP_3	RG_GPULDO_VOSEL_3							RG_GPULDO_LP_2	RG_GPULDO_VOSEL_2				
Type				RW	RW							RW	RW				
Reset				0	1	0	0	1				0	1	0	0	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				RG_GPULDO_LP_1	RG_GPULDO_VOSEL_1								RG_GPULDO_LP_0	RG_GPULDO_VOSEL_0			
Type				RW	RW							RW	RW				
Reset				0	1	0	0	1				0	1	0	0	1	

Bit(s)	Mnemonic	Name	Description
28		RG_GPULDO_LP_3	
27:24		RG_GPULDO_VOSEL_3	
20		RG_GPULDO_LP_2	
19:16		RG_GPULDO_VOSEL_2	
12		RG_GPULDO_LP_1	
11:8		RG_GPULDO_VOSEL_1	
4		RG_GPULDO_LP_0	
3:0		RG_GPULDO_VOSEL_0	

10001FC4 GPULDO_CTR L_2 **GPULDO Control 2** **09090909**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				RG_GPULDO_LP_7	RG_GPULDO_VOSEL_7							RG_GPULDO_LP_6	RG_GPULDO_VOSEL_6			
Type				RW	RW							RW	RW			
Reset				0	1	0	0	1				0	1	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RG_GPULDO_LP_5	RG_GPULDO_VOSEL_5							RG_GPULDO_LP_4	RG_GPULDO_VOSEL_4			
Type				RW	RW							RW	RW			
Reset				0	1	0	0	1				0	1	0	0	1

Bit(s)	Mnemonic	Name	Description
28		RG_GPULDO_LP_7	
27:24		RG_GPULDO_VOSEL_7	
20		RG_GPULDO_LP_6	
19:16		RG_GPULDO_VOSEL_6	
12		RG_GPULDO_LP_5	
11:8		RG_GPULDO_VOSEL_5	
4		RG_GPULDO_LP_4	
3:0		RG_GPULDO_VOSEL_4	

10001FC8 GPULDO_CTR L_3 **GPULDO Control 3** **00000009**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RG_GPULDO_LP_8	RG_GPULDO_VOSEL_8			

																			O_LP_8				
Type																			RW	RW			
Reset																			0	1	0	0	1

Bit(s)	Mnemonic	Name	Description
4		RG_GPULDO_LP_8	
3:0		RG_GPULDO_VOSE_L_8	

10001FCC GPULDO_CTR **GPULDO Control 4** **00000000**
L_4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_GPULDO_CAL_7				RG_GPULDO_CAL_6				RG_GPULDO_CAL_5				RG_GPULDO_CAL_4			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_GPULDO_CAL_3				RG_GPULDO_CAL_2				RG_GPULDO_CAL_1				RG_GPULDO_CAL_0			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		RG_GPULDO_CAL_7	
27:24		RG_GPULDO_CAL_6	
23:20		RG_GPULDO_CAL_5	
19:16		RG_GPULDO_CAL_4	
15:12		RG_GPULDO_CAL_3	
11:8		RG_GPULDO_CAL_2	
7:4		RG_GPULDO_CAL_1	
3:0		RG_GPULDO_CAL_0	

10001FD0 GPULDO_CTR **GPULDO Control 5** **0200FF00**
L_5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RG_GPULDO_NDIS_8	RG_GPULDO_STB_8	RG_GPULDO_BYPA_8	RG_GPULDO_NDIS_7	RG_GPULDO_NDIS_6	RG_GPULDO_NDIS_5	RG_GPULDO_NDIS_4	RG_GPULDO_NDIS_3	RG_GPULDO_NDIS_2	RG_GPULDO_NDIS_1	RG_GPULDO_NDIS_0
Type						RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset						0	1	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_GPULDO_STB_7	RG_GPULDO_STB_6	RG_GPULDO_STB_5	RG_GPULDO_STB_4	RG_GPULDO_STB_3	RG_GPULDO_STB_2	RG_GPULDO_STB_1	RG_GPULDO_STB_0	RG_GPULDO_BYPASS_7	RG_GPULDO_BYPASS_6	RG_GPULDO_BYPASS_5	RG_GPULDO_BYPASS_4	RG_GPULDO_BYPASS_3	RG_GPULDO_BYPASS_2	RG_GPULDO_BYPASS_1	RG_GPULDO_BYPASS_0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26		RG_GPULDO_NDIS_8	
25		RG_GPULDO_STB_8	
24		RG_GPULDO_BYPA	

Bit(s)	Mnemonic	Name	Description
		SS_8	
23		RG_GPULDO_NDIS_7	
22		RG_GPULDO_NDIS_6	
21		RG_GPULDO_NDIS_5	
20		RG_GPULDO_NDIS_4	
19		RG_GPULDO_NDIS_3	
18		RG_GPULDO_NDIS_2	
17		RG_GPULDO_NDIS_1	
16		RG_GPULDO_NDIS_0	
15		RG_GPULDO_STB_7	
14		RG_GPULDO_STB_6	
13		RG_GPULDO_STB_5	
12		RG_GPULDO_STB_4	
11		RG_GPULDO_STB_3	
10		RG_GPULDO_STB_2	
9		RG_GPULDO_STB_1	
8		RG_GPULDO_STB_0	
7		RG_GPULDO_BYPA	
		SS_7	
6		RG_GPULDO_BYPA	
		SS_6	
5		RG_GPULDO_BYPA	
		SS_5	
4		RG_GPULDO_BYPA	
		SS_4	
3		RG_GPULDO_BYPA	
		SS_3	
2		RG_GPULDO_BYPA	
		SS_2	
1		RG_GPULDO_BYPA	
		SS_1	
0		RG_GPULDO_BYPA	
		SS_0	

10001FD4 GPULDO_CTR GPULDO Control 6 010000FF
L 6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RG_GPULDO_OBE_I_8	RG_GPULDO_OBE_V_8	RG_GPULDO_OBE_ENB_8	RG_GPULDO_OBE_I_7	RG_GPULDO_OBE_I_6	RG_GPULDO_OBE_I_5	RG_GPULDO_OBE_I_4	RG_GPULDO_OBE_I_3	RG_GPULDO_OBE_I_2	RG_GPULDO_OBE_I_1	RG_GPULDO_OBE_I_0
Type						RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset						0	0	1	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_GPULDO_OBE_V_7	RG_GPULDO_OBE_V_6	RG_GPULDO_OBE_V_5	RG_GPULDO_OBE_V_4	RG_GPULDO_OBE_V_3	RG_GPULDO_OBE_V_2	RG_GPULDO_OBE_V_1	RG_GPULDO_OBE_V_0	RG_GPULDO_OBE_ENB_7	RG_GPULDO_OBE_ENB_6	RG_GPULDO_OBE_ENB_5	RG_GPULDO_OBE_ENB_4	RG_GPULDO_OBE_ENB_3	RG_GPULDO_OBE_ENB_2	RG_GPULDO_OBE_ENB_1	RG_GPULDO_OBE_ENB_0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
26		RG_GPULDO_PROB	

Bit(s)	Mnemonic	Name	Description
25		E_I_EN_8	
		RG_GPULDO_PROB	
		E_V_EN_8	
24		RG_GPULDO_PROB	
		E_ENB_8	
23		RG_GPULDO_PROB	
		E_I_EN_7	
22		RG_GPULDO_PROB	
		E_I_EN_6	
21		RG_GPULDO_PROB	
		E_I_EN_5	
20		RG_GPULDO_PROB	
		E_I_EN_4	
19		RG_GPULDO_PROB	
		E_I_EN_3	
18		RG_GPULDO_PROB	
		E_I_EN_2	
17		RG_GPULDO_PROB	
		E_I_EN_1	
16		RG_GPULDO_PROB	
		E_I_EN_0	
15		RG_GPULDO_PROB	
		E_V_EN_7	
14		RG_GPULDO_PROB	
		E_V_EN_6	
13		RG_GPULDO_PROB	
		E_V_EN_5	
12		RG_GPULDO_PROB	
		E_V_EN_4	
11		RG_GPULDO_PROB	
		E_V_EN_3	
10		RG_GPULDO_PROB	
		E_V_EN_2	
9		RG_GPULDO_PROB	
		E_V_EN_1	
8		RG_GPULDO_PROB	
		E_V_EN_0	
7		RG_GPULDO_PROB	
		E_ENB_7	
6		RG_GPULDO_PROB	
		E_ENB_6	
5		RG_GPULDO_PROB	
		E_ENB_5	
4		RG_GPULDO_PROB	
		E_ENB_4	
3		RG_GPULDO_PROB	
		E_ENB_3	
2		RG_GPULDO_PROB	
		E_ENB_2	
1		RG_GPULDO_PROB	
		E_ENB_1	
0		RG_GPULDO_PROB	
		E_ENB_0	

10001FD8 GPULDO_CTR

GPULDO Control 7

FFFFFFFF

L_7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_GPULDO_RSV_H_7				RG_GPULDO_RSV_H_6				RG_GPULDO_RSV_H_5				RG_GPULDO_RSV_H_4			
Type	RW				RW				RW				RW			

Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_GPULDO_RSV_H_3				RG_GPULDO_RSV_H_2				RG_GPULDO_RSV_H_1				RG_GPULDO_RSV_H_0			
Type	RW				RW				RW				RW			
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:28		RG_GPULDO_RSV_H_7	
27:24		RG_GPULDO_RSV_H_6	
23:20		RG_GPULDO_RSV_H_5	
19:16		RG_GPULDO_RSV_H_4	
15:12		RG_GPULDO_RSV_H_3	
11:8		RG_GPULDO_RSV_H_2	
7:4		RG_GPULDO_RSV_H_1	
3:0		RG_GPULDO_RSV_H_0	

10001FDC GPULDO_CTR
L 8

GPULDO Control 8

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_GPULDO_RSV_M_7				RG_GPULDO_RSV_M_6				RG_GPULDO_RSV_M_5				RG_GPULDO_RSV_M_4			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_GPULDO_RSV_M_3				RG_GPULDO_RSV_M_2				RG_GPULDO_RSV_M_1				RG_GPULDO_RSV_M_0			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		RG_GPULDO_RSV_M_7	
27:24		RG_GPULDO_RSV_M_6	
23:20		RG_GPULDO_RSV_M_5	
19:16		RG_GPULDO_RSV_M_4	
15:12		RG_GPULDO_RSV_M_3	
11:8		RG_GPULDO_RSV_M_2	
7:4		RG_GPULDO_RSV_M_1	
3:0		RG_GPULDO_RSV_M_0	

10001FE0 GPULDO_CTR
L 9

GPULDO Control 9

00000000

1.5 External Memory Interface

Module name: EMI_MPU_REG Base address: (+10200000h)

Address	Name	Width	Register Function
10200160	<u>EMI MPUA</u>	32	Memory Protection Unit Control Registers A
10200168	<u>EMI MPUB</u>	32	Memory Protection Unit Control Registers B
10200170	<u>EMI MPUC</u>	32	Memory Protection Unit Control Registers C
10200178	<u>EMI MPUD</u>	32	Memory Protection Unit Control Registers D
10200180	<u>EMI MPUE</u>	32	Memory Protection Unit Control Registers E
10200188	<u>EMI MPUF</u>	32	Memory Protection Unit Control Registers F
10200190	<u>EMI MPUG</u>	32	Memory Protection Unit Control Registers G
10200198	<u>EMI MPUH</u>	32	Memory Protection Unit Control Registers H
102001A0	<u>EMI MPUI</u>	32	Memory Protection Unit Control Registers I
102001A4	<u>EMI MPUI_2ND</u>	32	Memory Protection Unit Control Registers I
102001A8	<u>EMPUJ</u>	32	Memory Protection Unit Control Registers I
102001AC	<u>EMI MPUJ_2ND</u>	32	Memory Protection Unit Control Registers I
102001B0	<u>EMPUK</u>	32	Memory Protection Unit Control Registers I
102001B4	<u>EMI MPUK_2ND</u>	32	Memory Protection Unit Control Registers I
102001B8	<u>EMPU_L</u>	32	Memory Protection Unit Control Registers I
102001BC	<u>EMI MPU_L_2ND</u>	32	Memory Protection Unit Control Registers I
102001C0	<u>EMPMUM</u>	32	Memory Protection Unit Control Registers M
102001C8	<u>EMPMUN</u>	32	Memory Protection Unit Control Registers N
102001D0	<u>EMPMUO</u>	32	Memory Protection Unit Control Registers O
10200200	<u>EMPMUU</u>	32	Memory Protection Unit Control Registers U
10200208	<u>EMMPUV</u>	32	Memory Protection Unit Control Registers V
10200210	<u>EMMPUW</u>	32	Memory Protection Unit Control Registers W
10200218	<u>EMMPUX</u>	32	Memory Protection Unit Control Registers X
10200260	<u>EMMPUA2</u>	32	Memory Protection Unit Control Registers A
10200268	<u>EMMPUB2</u>	32	Memory Protection Unit Control Registers B
10200270	<u>EMMPUC2</u>	32	Memory Protection Unit Control Registers C
10200278	<u>EMMPUD2</u>	32	Memory Protection Unit Control Registers D
10200280	<u>EMMPUE2</u>	32	Memory Protection Unit Control Registers E
10200288	<u>EMMPUF2</u>	32	Memory Protection Unit Control Registers F
10200290	<u>EMMPUG2</u>	32	Memory Protection Unit Control Registers G
10200298	<u>EMMPUH2</u>	32	Memory Protection Unit Control Registers H
102002A0	<u>EMMPUI2</u>	32	Memory Protection Unit Control Registers I
102002A4	<u>EMMPUI2_2ND</u>	32	Memory Protection Unit Control Registers I
102002A8	<u>EMMPUJ2</u>	32	Memory Protection Unit Control Registers I
102002AC	<u>EMMPUJ2_2ND</u>	32	Memory Protection Unit Control Registers I
102002B0	<u>EMMPUK2</u>	32	Memory Protection Unit Control Registers I
102002B4	<u>EMMPUK2_2ND</u>	32	Memory Protection Unit Control Registers I
102002B8	<u>EMMPUL2</u>	32	Memory Protection Unit Control Registers I
102002BC	<u>EMMPUL2_2ND</u>	32	Memory Protection Unit Control Registers I
102002C0	<u>EMMPUM2</u>	32	Memory Protection Unit Control Registers M
102002C8	<u>EMMPUN2</u>	32	Memory Protection Unit Control Registers N
102002D0	<u>EMMPUO2</u>	32	Memory Protection Unit Control Registers O
10200300	<u>EMMPUU2</u>	32	Memory Protection Unit Control Registers U

Address	Name	Width	Register Function
10200360	<u>EMI MPUA3</u>	32	Memory Protection Unit Control Registers A
10200368	<u>EMI MPUB3</u>	32	Memory Protection Unit Control Registers B
10200370	<u>EMI MPUC3</u>	32	Memory Protection Unit Control Registers C
10200378	<u>EMI MPUD3</u>	32	Memory Protection Unit Control Registers D
10200380	<u>EMI MPUE3</u>	32	Memory Protection Unit Control Registers E
10200388	<u>EMI MPUE3</u>	32	Memory Protection Unit Control Registers F
10200390	<u>EMI MPUG3</u>	32	Memory Protection Unit Control Registers G
10200398	<u>EMI MPUH3</u>	32	Memory Protection Unit Control Registers H
102003A0	<u>EMI MPUI3</u>	32	Memory Protection Unit Control Registers I
102003A4	<u>EMI MPUI3 2ND</u>	32	Memory Protection Unit Control Registers I
102003A8	<u>EMPUJ3</u>	32	Memory Protection Unit Control Registers I
102003AC	<u>EMPUJ3 2ND</u>	32	Memory Protection Unit Control Registers J
102003B0	<u>EMPUK3</u>	32	Memory Protection Unit Control Registers I
102003B4	<u>EMPUK3 2ND</u>	32	Memory Protection Unit Control Registers K
102003B8	<u>EMPUL3</u>	32	Memory Protection Unit Control Registers I
102003BC	<u>EMPUL3 2ND</u>	32	Memory Protection Unit Control Registers L

10200160 EMI MPUA **Memory Protection Unit Control** **00000000**
Registers A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_0	Memory protection Region 0 start address addr[31:16]
15:0	MPU_STOP_ADDR_0	Memory protection Region 0 stop address addr[31:16]

10200168 EMI MPUB **Memory Protection Unit Control** **00000000**
Registers B

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_1	Memory protection Region 1 start address addr[31:16]
15:0	MPU_STOP_ADDR_1	Memory protection Region 1 stop address addr[31:16]

Bit(s)	Name	Description
--------	------	-------------

10200170 EMI_MPUC **Memory Protection Unit Control** **00000000**
Registers C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_2	Memory protection Region 2 start address addr[31:16]
15:0	MPU_STOP_ADDR_2	Memory protection Region 2 stop address addr[31:16]

10200178 EMI_MPUD **Memory Protection Unit Control** **00000000**
Registers D

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_3	Memory protection Region 3 start address addr[31:16]
15:0	MPU_STOP_ADDR_3	Memory protection Region 3 stop address addr[31:16]

10200180 EMI_MPUE **Memory Protection Unit Control** **00000000**
Registers E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_4	Memory protection Region 4 start address addr[31:16]
15:0	MPU_STOP_ADDR_4	Memory protection Region 4 stop address addr[31:16]

10200188 EMI MPUF **Memory Protection Unit Control** **00000000**
Registers F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_5	Memory protection Region 5 start address addr[31:16]
15:0	MPU_STOP_ADDR_5	Memory protection Region 5 stop address addr[31:16]

10200190 EMI MPUG **Memory Protection Unit Control** **00000000**
Registers G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_6	Memory protection Region 6 start address addr[31:16]
15:0	MPU_STOP_ADDR_6	Memory protection Region 6 stop address addr[31:16]

10200198 EMI MPUH **Memory Protection Unit Control** **00000000**
Registers H

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_7	Memory protection Region 7 start address addr[31:16]
15:0	MPU_STOP_ADDR_7	Memory protection Region 7 stop address addr[31:16]

102001A0 EMI MPUI **Memory Protection Unit Control** **00000000**
Registers I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	Ro_L OCK								RoD7_APC			RoD6_APC			RoD5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RoD5_APC	RoD4_APC			RoD3_APC			RoD2_APC			RoD1_APC			RoDo_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	Ro_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	RoD7_APC	Same as RoDo_APC
20:18	RoD6_APC	Same as RoDo_APC
17:15	RoD5_APC	Same as RoDo_APC
14:12	RoD4_APC	Same as RoDo_APC
11:9	RoD3_APC	Same as RoDo_APC
8:6	RoD2_APC	Same as RoDo_APC
5:3	RoD1_APC	Same as RoDo_APC
2:0	RoDo_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102001A4 EMI MPUI 2 Memory Protection Unit Control 00000000
ND Registers I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R4_L OCK								R4D7_APC			R4D6_APC			R4D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R4D5_APC	R4D4_APC			R4D3_APC			R4D2_APC			R4D1_APC			R4Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R4_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R4D7_APC	Same as R4Do_APC
20:18	R4D6_APC	Same as R4Do_APC
17:15	R4D5_APC	Same as R4Do_APC
14:12	R4D4_APC	Same as R4Do_APC
11:9	R4D3_APC	Same as R4Do_APC
8:6	R4D2_APC	Same as R4Do_APC
5:3	R4D1_APC	Same as R4Do_APC
2:0	R4Do_APC	000: No protection 001: Only RW for secure access

Bit(s) Name	Description
	010: Only RW for secure access and non-secure read access
	011: Only RW for secure access and non-secure write access
	100: Only read for secure/non-secure
	101: Both RW are forbidden.
	110: Only security write is forbidden.

102001A8 EMI MPUJ **Memory Protection Unit Control** **00000000**
Registers I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R1_LOCK								R1D7_APC			R1D6_APC			R1D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R1D5_APC	R1D4_APC			R1D3_APC			R1D2_APC			R1D1_APC			R1Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31 R1_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21 R1D7_APC	Same as R1Do_APC
20:18 R1D6_APC	Same as R1Do_APC
17:15 R1D5_APC	Same as R1Do_APC
14:12 R1D4_APC	Same as R1Do_APC
11:9 R1D3_APC	Same as R1Do_APC
8:6 R1D2_APC	Same as R1Do_APC
5:3 R1D1_APC	Same as R1Do_APC
2:0 R1Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102001AC EMI MPUJ 2 **Memory Protection Unit Control** **00000000**
Registers I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R5_LOCK								R5D7_APC			R5D6_APC			R5D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R5D5_APC	R5D4_APC			R5D3_APC			R5D2_APC			R5D1_APC			R5Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R5_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R5D7_APC	Same as R5Do_APC
20:18	R5D6_APC	Same as R5Do_APC
17:15	R5D5_APC	Same as R5Do_APC
14:12	R5D4_APC	Same as R5Do_APC
11:9	R5D3_APC	Same as R5Do_APC
8:6	R5D2_APC	Same as R5Do_APC
5:3	R5D1_APC	Same as R5Do_APC
2:0	R5Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102001B0 EMI MPUK Memory Protection Unit Control Registers I 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R2_L OCK								R2D7_APC			R2D6_APC			R2D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R2D5_ APC	R2D4_APC			R2D3_APC			R2D2_APC			R2D1_APC			R2Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R2_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R2D7_APC	Same as R2Do_APC
20:18	R2D6_APC	Same as R2Do_APC
17:15	R2D5_APC	Same as R2Do_APC
14:12	R2D4_APC	Same as R2Do_APC
11:9	R2D3_APC	Same as R2Do_APC
8:6	R2D2_APC	Same as R2Do_APC
5:3	R2D1_APC	Same as R2Do_APC
2:0	R2Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102001B4 EMI MPUK 2 ND Memory Protection Unit Control Registers I 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R6_LOCK								R6D7_APC			R6D6_APC			R6D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R6D5_APC	R6D4_APC			R6D3_APC			R6D2_APC			R6D1_APC			R6Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R6_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R6D7_APC	Same as R6Do_APC
20:18	R6D6_APC	Same as R6Do_APC
17:15	R6D5_APC	Same as R6Do_APC
14:12	R6D4_APC	Same as R6Do_APC
11:9	R6D3_APC	Same as R6Do_APC
8:6	R6D2_APC	Same as R6Do_APC
5:3	R6D1_APC	Same as R6Do_APC
2:0	R6Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102001B8 EMI_MPUL

**Memory Protection Unit Control
Registers I**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R3_LOCK								R3D7_APC			R3D6_APC			R3D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R3D5_APC	R3D4_APC			R3D3_APC			R3D2_APC			R3D1_APC			R3Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R3_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R3D7_APC	Same as R3Do_APC
20:18	R3D6_APC	Same as R3Do_APC
17:15	R3D5_APC	Same as R3Do_APC
14:12	R3D4_APC	Same as R3Do_APC
11:9	R3D3_APC	Same as R3Do_APC
8:6	R3D2_APC	Same as R3Do_APC
5:3	R3D1_APC	Same as R3Do_APC
2:0	R3Do_APC	000: No protection

Bit(s) Name	Description
	001: Only RW for secure access
	010: Only RW for secure access and non-secure read access
	011: Only RW for secure access and non-secure write access
	100: Only read for secure/non-secure
	101: Both RW are forbidden.
	110: Only security write is forbidden.

102001BC EMI MPUL 2 ND **Memory Protection Unit Control Registers I** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R7_LOCK								R7D7_APC			R7D6_APC			R7D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R7D5_APC	R7D4_APC			R7D3_APC			R7D2_APC			R7D1_APC			R7Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31 R7_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21 R7D7_APC	Same as R7Do_APC
20:18 R7D6_APC	Same as R7Do_APC
17:15 R7D5_APC	Same as R7Do_APC
14:12 R7D4_APC	Same as R7Do_APC
11:9 R7D3_APC	Same as R7Do_APC
8:6 R7D2_APC	Same as R7Do_APC
5:3 R7D1_APC	Same as R7Do_APC
2:0 R7Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102001Co EMI MPUM **Memory Protection Unit Control Registers M** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Do_LOCK	Do_SEC		Do_REP					Do_MASK_HI							
Type	RW	RW		RW					RW							
Reset	0	0		0					0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Do_MASK_H2o						Do_OR_MASK	APB_VIO_MASKo	Do_MASK							
Type	RW						RW	RW	RW							

Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	--	--	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
31	Do_LOCK	Controls Domain 0 violation control register lock access 0: No lock 1: Do_mask[7:0], Do_SEC, Do_LOCK are not changeable.
30	Do_SEC	Domain 4 region violation mask 0001: Set to 1 to mask Region 16 violation to Domain 0 0010: Set to 1 to mask Region 17 violation to Domain 0 0100: Set to 1 to mask Region 18 violation to Domain 0 1000: Set to 1 to mask Region 19 violation to Domain 0
28	Do_REP	Controls Domain 0 violation response 0: AXI response OKAY when violation 1: AXI response SLVERR when violation
23:16	Do_MASK_HI	Domain 0 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 0 0000_0010: Set to 1 to mask Region 9 violation to Domain 0 0000_0100: Set to 1 to mask Region 10 violation to Domain 0 0000_1000: Set to 1 to mask Region 11 violation to Domain 0 0001_0000: Set to 1 to mask Region 12 violation to Domain 0 0010_0000: Set to 1 to mask Region 13 violation to Domain 0 0100_0000: Set to 1 to mask Region 14 violation to Domain 0 1000_0000: Set to 1 to mask Region 15 violation to Domain 0
15:12	Do_MASK_H2o	Domain 0 region violation mask 0001: Set to 1 to mask Region 16 violation to Domain 0 0010: Set to 1 to mask Region 17 violation to Domain 0 0100: Set to 1 to mask Region 18 violation to Domain 0 1000: Set to 1 to mask Region 19 violation to Domain 0
9	Do_OOR_MASK	Domain 0 out of range mask 0: Disable mask 1: Enable mask
8	APB_VIO_MASK0	Domain 0 APB mask
7:0	Do_MASK	Domain 0 region violation mask 0000_0001: Set to 1 to mask Region 0 violation to Domain 0 0000_0010: Set to 1 to mask Region 1 violation to Domain 0 0000_0100: Set to 1 to mask Region 2 violation to Domain 0 0000_1000: Set to 1 to mask Region 3 violation to Domain 0 0001_0000: Set to 1 to mask Region 4 violation to Domain 0 0010_0000: Set to 1 to mask Region 5 violation to Domain 0 0100_0000: Set to 1 to mask Region 6 violation to Domain 0 1000_0000: Set to 1 to mask Region 7 violation to Domain 0

102001C8 EMI_MPUN

**Memory Protection Unit Control
Registers N**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D1_LOCK	D1_SEC		D1_REP					D1_MASK_HI							
Type	RW	RW		RW					RW							
Reset	0	0		0					0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D1_MASK_H2o						D1_OOR_MASK	APB_VIO_MASK1	D1_MASK							
Type	RW						RW	RW	RW							
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	D1_LOCK	Controls Domain 1 violation control register lock access 0: No lock
30	D1_SEC	1: D1_mask[7:0], D1_SEC, D1_LOCK are not changeable. 2 Controls Domain 1 violation response 0: AXI response OKAY when violation 1: AXI response SLVERR when violation
28	D1_REP	
23:16	D1_MASK_HI	Domain 1 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 0 0000_0010: Set to 1 to mask Region 9 violation to Domain 0 0000_0100: Set to 1 to mask Region 10 violation to Domain 0 0000_1000: Set to 1 to mask Region 11 violation to Domain 0 0001_0000: Set to 1 to mask Region 12 violation to Domain 0 0010_0000: Set to 1 to mask Region 13 violation to Domain 0 0100_0000: Set to 1 to mask Region 14 violation to Domain 0 1000_0000: Set to 1 to mask Region 15 violation to Domain 0
15:12	D1_MASK_H20	Domain 1 region violation mask 0001: Set to 1 to mask Region 16 violation to Domain 1 0010: Set to 1 to mask Region 17 violation to Domain 1 0100: Set to 1 to mask Region 18 violation to Domain 1 1000: Set to 1 to mask Region 19 violation to Domain 1
9	D1_OOR_MASK	Domain 1 out of range mask 0: Disable mask 1: Enable mask
8	APB_VIO_MASK1	Domain 1 APB mask Domain 1 region violation mask 0000_0001: Set to 1 to mask Region 0 violation to Domain 1 0000_0010: Set to 1 to mask Region 1 violation to Domain 1 0000_0100: Set to 1 to mask Region 2 violation to Domain 1 0000_1000: Set to 1 to mask Region 3 violation to Domain 1 0001_0000: Set to 1 to mask Region 4 violation to Domain 1 0010_0000: Set to 1 to mask Region 5 violation to Domain 1 0100_0000: Set to 1 to mask Region 6 violation to Domain 1 1000_0000: Set to 1 to mask Region 7 violation to Domain 1
7:0	D1_MASK	

102001Do EMI MPUO Memory Protection Unit Control Registers 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2_LOCK	D2_SEC		D2_REP					D2_MASK_HI							
Type	RW	RW		RW					RW							
Reset	0	0		0					0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2_MASK_H20						D2_OOR_MASK	APB_VIO_MASK2	D2_MASK							
Type	RW						RW	RW	RW							
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	D2_LOCK	Controls Domain 2 violation control register lock access 0: No lock

Bit(s)	Name	Description
30	D2_SEC	1: D2_mask[7:0], D2_SEC, D2_LOCK are not changeable. Controls Domain 2 violation control register secure access Domain 2 violation control register includes EMI_MPUA~EMI_MPUL, EMI_MPUO. 0: Domain 2 violation control register can be accessed in both secure/non-secure mode. 1: Domain 2 violation control register can be accessed in secure mode only.
28	D2_REP	Controls Domain 2 violation response 0: AXI response OKAY when violation 1: AXI response SLVERR when violation
23:16	D2_MASK_HI	Domain 2 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 0 0000_0010: Set to 1 to mask Region 9 violation to Domain 0 0000_0100: Set to 1 to mask Region 10 violation to Domain 0 0000_1000: Set to 1 to mask Region 11 violation to Domain 0 0001_0000: Set to 1 to mask Region 12 violation to Domain 0 0010_0000: Set to 1 to mask Region 13 violation to Domain 0 0100_0000: Set to 1 to mask Region 14 violation to Domain 0 1000_0000: Set to 1 to mask Region 15 violation to Domain 0
15:12	D2_MASK_H20	Domain 2 region violation mask2 0001: Set to 1 to mask Region 16 violation to Domain 2 0010: Set to 1 to mask Region 17 violation to Domain 2 0100: Set to 1 to mask Region 18 violation to Domain 2 1000: Set to 1 to mask Region 19 violation to Domain 2
9	D2_OOR_MASK	Domain 2 out of range mask 0: Disable mask 1: Enable mask
8	APB_VIO_MASK2	Domain 2 APB mask
7:0	D2_MASK	Domain 2 region violation mask 0000_0001: Set to 1 to mask Region 0 violation to Domain 2 0000_0010: Set to 1 to mask Region 1 violation to Domain 2 0000_0100: Set to 1 to mask Region 2 violation to Domain 2 0000_1000: Set to 1 to mask Region 3 violation to Domain 2 0001_0000: Set to 1 to mask Region 4 violation to Domain 2 0010_0000: Set to 1 to mask Region 5 violation to Domain 2 0100_0000: Set to 1 to mask Region 6 violation to Domain 2 1000_0000: Set to 1 to mask Region 7 violation to Domain 2

10200200 EMI MPUU Memory Protection Unit Control 00000000
Registers U

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D3_LOCK	D3_SEC		D3_REP					D3_MASK_HI							
Type	RW	RW		RW					RW							
Reset	0	0		0					0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							D3_OOR_MASK	APB_VIO_MASK3	D3_MASK							
Type							RW	RW	RW							
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31	D3_LOCK	Controls Domain 3 violation control register lock access 0: No lock 1: D3_mask[7:0], D3_SEC, D3_LOCK are not changeable.
30	D3_SEC	Controls Domain 3 violation control register secure access Domain 3 violation control register includes EMI_MPUA~EMI_MPUL, EMI_MPUU. 0: Domain 3 violation control register can be accessed in both secure/non-secure mode. 1: Domain 3 violation control register can be accessed in secure mode only.
28	D3_REP	Controls Domain 3 violation response 0: AXI response OKAY when violation 1: AXI response SLVERR when violation
23:16	D3_MASK_HI	Domain 3 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 0 0000_0100: Set to 1 to mask Region 9 violation to Domain 0 0000_0100: Set to 1 to mask Region 10 violation to Domain 0 0000_1000: Set to 1 to mask Region 11 violation to Domain 0 0001_0000: Set to 1 to mask Region 12 violation to Domain 0 0010_0000: Set to 1 to mask Region 13 violation to Domain 0 0100_0000: Set to 1 to mask Region 14 violation to Domain 0 1000_0000: Set to 1 to mask Region 15 violation to Domain 0
9	D3_OOR_MASK	Domain 3 out of range mask 0: Disable mask 1: Enable mask
8	APB_VIO_MASK3	Domain 3 APB mask
7:0	D3_MASK	Domain 3 region violation mask 0000_0001: Set to 1 to mask Region 0 violation to Domain 3 0000_0010: Set to 1 to mask Region 1 violation to Domain 3 0000_0100: Set to 1 to mask Region 2 violation to Domain 3 0000_1000: Set to 1 to mask Region 3 violation to Domain 3 0001_0000: Set to 1 to mask Region 4 violation to Domain 3 0010_0000: Set to 1 to mask Region 5 violation to Domain 3 0100_0000: Set to 1 to mask Region 6 violation to Domain 3 1000_0000: Set to 1 to mask Region 7 violation to Domain 3

10200208 EMI MPUV

**Memory Protection Unit Control
Registers V**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_DBG_CLR		MPU_APB_RD_A BORT	MPU_APB_WR_A BORT				MPU_APB_ABORT								
Type	W1C		RW	RW				RW								
Reset	0		0	0				0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
31	MPU_DBG_CLR	Clears debugging information 0: No action 1: Clear debugging information
29	MPU_APB_RD_ABORT	Read violation

Bit(s)	Name	Description
28	MPU_APB_WR_ABORT	0: Abort is not caused by a READ violation. 1: Abort is caused by a READ violation. Write violation 0: Abort is not caused by a WRITE violation. 1: Abort is caused by a WRITE violation.
24	MPU_APB_ABORT	Indicates if APB violation causes the abort 0: Abort is not caused by a APB violation. 1: Abort is caused by a APB violation.

10200210 EMI MPUW **Memory Protection Unit Control** **00000000**
Registers W

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_ERRO R_SE CUR													MPU_ERROR_DOM		
Type	RW													RW		
Reset	0													0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_ERROR_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MPU_ERROR_SECUR	Violation secure bit
18:16	MPU_ERROR_DOM	Violation domain
15:0	MPU_ERROR_ADDR	Violation address

10200218 EMI MPUX **Memory Protection Unit Control** **00000001**
Registers X

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	APB_VIO_ CLR											MPU_VIO_ MASK				ABP_VIO
Type	WO											RW				RO
Reset	0											0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																MPU_APB_PROT_EN
Type																RW
Reset																1

Bit(s)	Name	Description
31	APB_VIO_CLR	Clears APB violation
20	MPU_VIO_MASK	Masks APB violation
16	ABP_VIO	0: No APB violation 11: APB violation happens.
0	MPU_APB_PROT_EN	0: No check 1: Check domain permission according to Region APC

Bit(s)	Name	Description
--------	------	-------------

10200260 EMI MPUA2 **Memory Protection Unit Control** **00000000**
Registers A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_8															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_8															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_8	Memory protection Region 8 start address addr[31:16]
15:0	MPU_STOP_ADDR_8	Memory protection Region 8 stop address addr[31:16]

10200268 EMI MPUB2 **Memory Protection Unit Control** **00000000**
Registers B

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_9															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_9															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_9	Memory protection Region 9 start address addr[31:16]
15:0	MPU_STOP_ADDR_9	Memory protection Region 9 stop address addr[31:16]

10200270 EMI MPUC2 **Memory Protection Unit Control** **00000000**
Registers C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_10															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_10															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_10	Memory protection Region 10 start address addr[31:16]
15:0	MPU_STOP_ADDR_10	Memory protection Region 10 stop address addr[31:16]

10200278 EMI_MPUD2 **Memory Protection Unit Control** **00000000**
Registers D

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_11															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_11															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_11	Memory protection Region 11 start address addr[31:16]
15:0	MPU_STOP_ADDR_11	Memory protection Region 11 stop address addr[31:16]

10200280 EMI_MPUE2 **Memory Protection Unit Control** **00000000**
Registers E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_12															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_12															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_12	Memory protection Region 12 start address addr[31:16]
15:0	MPU_STOP_ADDR_12	Memory protection Region 12 stop address addr[31:16]

10200288 EMI_MPUF2 **Memory Protection Unit Control** **00000000**
Registers F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_13															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_13															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_13	Memory protection Region 13 start address addr[31:16]
15:0	MPU_STOP_ADDR_13	Memory protection Region 13 stop address addr[31:16]

10200290 EMI_MPUG2 **Memory Protection Unit Control** **00000000**
Registers G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	MPU_START_ADDR_14															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_14															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_14	Memory protection Region 14 start address addr[31:16]
15:0	MPU_STOP_ADDR_14	Memory protection Region 14 stop address addr[31:16]

10200298 EMI MPUH2 **Memory Protection Unit Control** **00000000**
Registers H

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_15															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_15															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_15	Memory protection Region 15 start address addr[31:16]
15:0	MPU_STOP_ADDR_15	Memory protection Region 15 stop address addr[31:16]

102002A0 EMI MPUI2 **Memory Protection Unit Control** **00000000**
Registers I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R8_LOCK								R8D7_APC			R8D6_APC			R8D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R8D5_APC	R8D4_APC			R8D3_APC			R8D2_APC			R8D1_APC			R8Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R8_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R8D7_APC	Same as R8Do_APC
20:18	R8D6_APC	Same as R8Do_APC
17:15	R8D5_APC	Same as R8Do_APC
14:12	R8D4_APC	Same as R8Do_APC
11:9	R8D3_APC	Same as R8Do_APC
8:6	R8D2_APC	Same as R8Do_APC
5:3	R8D1_APC	Same as R8Do_APC

Bit(s)	Name	Description
2:0	R8Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102002A4 EMI MPUI2_2ND Memory Protection Unit Control Registers I **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R12_LOCK								R12D7_APC			R12D6_APC			R12D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R12D5_APC	R12D4_APC			R12D3_APC			R12D2_APC			R12D1_APC			R12D0_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R12_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R12D7_APC	Same as R12D0_APC
20:18	R12D6_APC	Same as R12D0_APC
17:15	R12D5_APC	Same as R12D0_APC
14:12	R12D4_APC	Same as R12D0_APC
11:9	R12D3_APC	Same as R12D0_APC
8:6	R12D2_APC	Same as R12D0_APC
5:3	R12D1_APC	Same as R12D0_APC
2:0	R12D0_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102002A8 EMI MPUJ2 Memory Protection Unit Control Registers I **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R9_LOCK								R9D7_APC			R9D6_APC			R9D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R9D5_APC	R9D4_APC			R9D3_APC			R9D2_APC			R9D1_APC			R9D0_APC		
Type	RW	RW			RW			RW			RW			RW		

102002B0 EMI MPUK2

**Memory Protection Unit Control
Registers I**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R10_LOCK								R10D7_APC			R10D6_APC			R10D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R10D5_APC	R10D4_APC			R10D3_APC			R10D2_APC			R10D1_APC			R10D0_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R10_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R10D7_APC	Same as R10D0_APC
20:18	R10D6_APC	Same as R10D0_APC
17:15	R10D5_APC	Same as R10D0_APC
14:12	R10D4_APC	Same as R10D0_APC
11:9	R10D3_APC	Same as R10D0_APC
8:6	R10D2_APC	Same as R10D0_APC
5:3	R10D1_APC	Same as R10D0_APC
2:0	R10D0_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102002B4 EMI MPUK2_2ND

**Memory Protection Unit Control
Registers I**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R14_LOCK								R14D7_APC			R14D6_APC			R14D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R14D5_APC	R14D4_APC			R14D3_APC			R14D2_APC			R14D1_APC			R14D0_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R14_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R14D7_APC	Same as R14D0_APC
20:18	R14D6_APC	Same as R14D0_APC
17:15	R14D5_APC	Same as R14D0_APC
14:12	R14D4_APC	Same as R14D0_APC
11:9	R14D3_APC	Same as R14D0_APC

Bit(s)	Name	Description
8:6	R14D2_APC	Same as R14Do_APC
5:3	R14D1_APC	Same as R14Do_APC
2:0	R14Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102002B8 EMI_MPUL2 Memory Protection Unit Control Registers I 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R11_LOCK								R11D7_APC			R11D6_APC			R11D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R11D5_APC	R11D4_APC			R11D3_APC			R11D2_APC			R11D1_APC			R11Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R11_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R11D7_APC	Same as R11Do_APC
20:18	R11D6_APC	Same as R11Do_APC
17:15	R11D5_APC	Same as R11Do_APC
14:12	R11D4_APC	Same as R11Do_APC
11:9	R11D3_APC	Same as R11Do_APC
8:6	R11D2_APC	Same as R11Do_APC
5:3	R11D1_APC	Same as R11Do_APC
2:0	R11Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102002BC EMI_MPUL2_2ND Memory Protection Unit Control Registers I 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R15_LOCK								R15D7_APC			R15D6_APC			R15D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R15D5_APC	R15D4_APC			R15D3_APC			R15D2_APC			R15D1_APC			R15Do_APC		

Type	RW	RW				RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31	R15_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R15D7_APC	Same as R15Do_APC
20:18	R15D6_APC	Same as R15Do_APC
17:15	R15D5_APC	Same as R15Do_APC
14:12	R15D4_APC	Same as R15Do_APC
11:9	R15D3_APC	Same as R15Do_APC
8:6	R15D2_APC	Same as R15Do_APC
5:3	R15D1_APC	Same as R15Do_APC
2:0	R15Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102002Co EMI_MPUM2 Memory Protection Unit Control Registers M 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D4_LOCK	D4_SEC		D4_REP					D4_MASK_HI							
Type	RW	RW		RW					RW							
Reset	0	0		0					0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D4_MASK_H20						D4_OR_MASK	APB_VIO_MASK0	D4_MASK							
Type	RW						RW	RW	RW							
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	D4_LOCK	Controls Domain 4 violation control register lock access 0: No lock 1: D4_mask[7:0], D4_SEC, D4_LOCK are not changeable.
30	D4_SEC	Controls Domain 4 violation control register secure access Domain 4 violation control register includes EMI_MPUA2~EMI_MPUL2, EMI_MPUM2. 0: Domain 4 violation control register can be accessed in secure/non-secure mode. 1: Domain 4 violation control register can be accessed in secure mode only.
28	D4_REP	Controls Domain 4 violation response 0: AXI response OKAY when violation 1: AXI response SLVERR when violation
23:16	D4_MASK_HI	Domain 4 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 4 0000_0010: Set to 1 to mask Region 9 violation to Domain 4 0000_0100: Set to 1 to mask Region 10 violation to Domain 4

Bit(s)	Name	Description
15:12	D4_MASK_H20	0000_1000: Set to 1 to mask Region 11 violation to Domain 4 0001_0000: Set to 1 to mask Region 12 violation to Domain 4 0010_0000: Set to 1 to mask Region 13 violation to Domain 4 0100_0000: Set to 1 to mask Region 14 violation to Domain 4 1000_0000: Set to 1 to mask Region 15 violation to Domain 4 Domain 4 region violation mask 0001: Set to 1 to mask Region 16 violation to Domain 0 0010: Set to 1 to mask Region 17 violation to Domain 0 0100: Set to 1 to mask Region 18 violation to Domain 0 1000: Set to 1 to mask Region 19 violation to Domain 0
9	D4_OOR_MASK	Domain 4 out of range mask 0: Disable mask 1: Enable mask
8	APB_VIO_MASK0	Domain 4 APB mask
7:0	D4_MASK	Domain 4 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 4 0000_0010: Set to 1 to mask Region 9 violation to Domain 4 0000_0100: Set to 1 to mask Region 10 violation to Domain 4 0000_1000: Set to 1 to mask Region 11 violation to Domain 4 0001_0000: Set to 1 to mask Region 12 violation to Domain 4 0010_0000: Set to 1 to mask Region 13 violation to Domain 4 0100_0000: Set to 1 to mask Region 14 violation to Domain 4 1000_0000: Set to 1 to mask Region 15 violation to Domain 4

102002C8 EMI_MPUN2 Memory Protection Unit Control Registers N 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D5_L OCK	D5_S EC		D5_R EP					D5_MASK_HI							
Type	RW	RW		RW					RW							
Reset	0	0		0					0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D5_MASK_H20						D5_O OR_M ASK	APB_ VIO_ MASK 1	D5_MASK							
Type	RW						RW	RW	RW							
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	D5_LOCK	Controls Domain 5 violation control register lock access 0: No lock 1: D5_mask[7:0], D5_SEC, D5_LOCK are not changeable.
30	D5_SEC	Controls Domain 5 violation control register secure access Domain 5 violation control register includes EMI_MPUA2~EMI_MPUL2, EMI_MPUN2. 0: Domain 5 violation control register can be accessed in both secure/non-secure mode. 1: Domain 5 violation control register can be accessed in secure mode only.
28	D5_REP	Controls Domain 5 violation response 0: AXI response OKAY when violation 1: AXI response SLVERR when violation
23:16	D5_MASK_HI	Domain 5 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 4

Bit(s)	Name	Description
15:12	D5_MASK_H20	0000_0010: Set to 1 to mask Region 9 violation to Domain 4 0000_0100: Set to 1 to mask Region 90 violation to Domain 4 0000_1000: Set to 1 to mask Region 91 violation to Domain 4 0001_0000: Set to 1 to mask Region 92 violation to Domain 4 0010_0000: Set to 1 to mask Region 93 violation to Domain 4 0100_0000: Set to 1 to mask Region 94 violation to Domain 4 1000_0000: Set to 1 to mask Region 95 violation to Domain 4 Domain 5 region violation mask 0001: Set to 1 to mask Region 16 violation to Domain 1 0010: Set to 1 to mask Region 17 violation to Domain 1 0100: Set to 1 to mask Region 18 violation to Domain 1 1000: Set to 1 to mask Region 19 violation to Domain 1
9	D5_OOR_MASK	Domain 5 out of range mask 0: Disable mask 1: Enable mask
8	APB_VIO_MASK1	Domain 5 APB mask
7:0	D5_MASK	Domain 5 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 5 0000_0010: Set to 1 to mask Region 9 violation to Domain 5 0000_0100: Set to 1 to mask Region 10 violation to Domain 5 0000_1000: Set to 1 to mask Region 11 violation to Domain 5 0001_0000: Set to 1 to mask Region 12 violation to Domain 5 0010_0000: Set to 1 to mask Region 13 violation to Domain 5 0100_0000: Set to 1 to mask Region 14 violation to Domain 5 1000_0000: Set to 1 to mask Region 15 violation to Domain 5

102002D0 EMI MPUO2 **Memory Protection Unit Control** 00000000
Registers 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D6_L OCK	D6_S EC		D6_R EP					D6_MASK_HI							
Type	RW	RW		RW					RW							
Reset	0	0		0					0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D6_MASK_H20						D6_O OR_M ASK	APB_ VIO_ MASK 2	D6_MASK							
Type	RW						RW	RW	RW							
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	D6_LOCK	Controls Domain 6 violation control register lock access 0: No lock 1: D6_mask[7:0], D6_SEC, D6_LOCK are not changeable.
30	D6_SEC	Controls Domain 6 violation control register secure access Domain 6 violation control register includes EMI_MPUA2~EMI_MPUL2, EMI_MPUO2. 0: Domain 6 violation control register can be accessed in both secure/non-secure mode. 1: Domain 6 violation control register can be accessed in secure mode only.
28	D6_REP	Controls Domain 6 violation response 0: AXI response OKAY when violation 1: AXI response SLVERR when violation

Bit(s)	Name	Description
23:16	D6_MASK_HI	Domain 6 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 4 0000_0010: Set to 1 to mask Region 9 violation to Domain 4 0000_0100: Set to 1 to mask Region 90 violation to Domain 4 0000_1000: Set to 1 to mask Region 91 violation to Domain 4 0001_0000: Set to 1 to mask Region 92 violation to Domain 4 0010_0000: Set to 1 to mask Region 93 violation to Domain 4 0100_0000: Set to 1 to mask Region 94 violation to Domain 4 1000_0000: Set to 1 to mask Region 95 violation to Domain 4
15:12	D6_MASK_H20	Domain 6 region violation mask 0001: Set to 1 to mask Region 16 violation to Domain 1 0010: Set to 1 to mask Region 17 violation to Domain 1 0100: Set to 1 to mask Region 18 violation to Domain 1 1000: Set to 1 to mask Region 19 violation to Domain 1
9	D6_OOR_MASK	Domain 6 out of range mask 0: Disable mask 1: Enable mask
8	APB_VIO_MASK2	Domain 6 APB mask
7:0	D6_MASK	Domain 6 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 6 0000_0010: Set to 1 to mask Region 9 violation to Domain 6 0000_0100: Set to 1 to mask Region 10 violation to Domain 6 0000_1000: Set to 1 to mask Region 11 violation to Domain 6 0001_0000: Set to 1 to mask Region 12 violation to Domain 6 0010_0000: Set to 1 to mask Region 13 violation to Domain 6 0100_0000: Set to 1 to mask Region 14 violation to Domain 6 1000_0000: Set to 1 to mask Region 15 violation to Domain 6

10200300 EMI MPUU2

Memory Protection Unit Control
Registers U

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	D7_L OCK	D7_S EC		D7_R EP					D7_MASK_HI								
Type	RW	RW		RW					RW								
Reset	0	0		0					0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	D7_MASK_H20						D7_O OR_M ASK	APB_ VIO_ MASK 3	D7_MASK								
Type	RW						RW	RW	RW								
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31	D7_LOCK	Controls Domain 7 violation control register lock access 0: No lock 1: D7_mask[7:0], D7_SEC, D7_LOCK are not changeable.
30	D7_SEC	Controls Domain 7 violation control register secure access Domain 7 violation control register includes EMI_MPUA2~EMI_MPUL2, EMI_MPUU2. 0: Domain 7 violation control register can be accessed in both secure/non-secure mode. 1: Domain 7 violation control register can be accessed in secure mode only.
28	D7_REP	Controls Domain 7 violation response

Bit(s)	Name	Description
23:16	D7_MASK_HI	0: AXI response OKAY when violation 1: AXI response SLVERR when violation Domain 7 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 4 0000_0010: Set to 1 to mask Region 9 violation to Domain 4 0000_0100: Set to 1 to mask Region 10 violation to Domain 4 0000_1000: Set to 1 to mask Region 11 violation to Domain 4 0001_0000: Set to 1 to mask Region 12 violation to Domain 4 0010_0000: Set to 1 to mask Region 13 violation to Domain 4 0100_0000: Set to 1 to mask Region 14 violation to Domain 4 1000_0000: Set to 1 to mask Region 15 violation to Domain 4
15:12	D7_MASK_H20	Domain 7 region violation mask 0001: Set to 1 to mask Region 16 violation to Domain 1 0010: Set to 1 to mask Region 17 violation to Domain 1 0100: Set to 1 to mask Region 18 violation to Domain 1 1000: Set to 1 to mask Region 19 violation to Domain 1
9	D7_OOR_MASK	Domain 7 out of range mask 0: Disable mask 1: Enable mask
8	APB_VIO_MASK3	Domain 7 APB mask
7:0	D7_MASK	Domain 7 region violation mask 0000_0001: Set to 1 to mask Region 8 violation to Domain 7 0000_0010: Set to 1 to mask Region 9 violation to Domain 7 0000_0100: Set to 1 to mask Region 10 violation to Domain 7 0000_1000: Set to 1 to mask Region 11 violation to Domain 7 0001_0000: Set to 1 to mask Region 12 violation to Domain 7 0010_0000: Set to 1 to mask Region 13 violation to Domain 7 0100_0000: Set to 1 to mask Region 14 violation to Domain 7 1000_0000: Set to 1 to mask Region 15 violation to Domain 7

10200360 EMI MPUA3 Memory Protection Unit Control Registers A 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_16															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_16															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	MPU_START_ADDR_16	Memory protection Region 16 start address addr[31:16]
15:0	MPU_STOP_ADDR_16	Memory protection Region 16 stop address addr[31:16]

10200368 EMI MPUB3 Memory Protection Unit Control Registers B 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_17															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bit(s) Name	Description
31:16 MPU_START_ADDR_20	Memory protection Region 20 start address addr[31:16]
15:0 MPU_STOP_ADDR_20	Memory protection Region 20 stop address addr[31:16]

10200388 EMI MPUF3 Memory Protection Unit Control 00000000
Registers F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_21															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_21															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 MPU_START_ADDR_21	Memory protection Region 21 start address addr[31:16]
15:0 MPU_STOP_ADDR_21	Memory protection Region 21 stop address addr[31:16]

10200390 EMI MPUG3 Memory Protection Unit Control 00000000
Registers G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_22															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_22															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 MPU_START_ADDR_22	Memory protection Region 22 start address addr[31:16]
15:0 MPU_STOP_ADDR_22	Memory protection Region 22 stop address addr[31:16]

10200398 EMI MPUH3 Memory Protection Unit Control 00000000
Registers H

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_START_ADDR_23															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_STOP_ADDR_23															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 MPU_START_ADDR_23	Memory protection Region 23 start address addr[31:16]

Bit(s)	Name	Description
15:0	MPU_STOP_ADDR_23	Memory protection Region 23 stop address addr[31:16]

102003A0 EMI MPUI3 **Memory Protection Unit Control** **00000000**
Registers I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R16_LOCK								R16D7_APC			R16D6_APC			R16D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R16D5_APC	R16D4_APC			R16D3_APC			R16D2_APC			R16D1_APC			R16Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R16_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R16D7_APC	Same as R16Do_APC
20:18	R16D6_APC	Same as R16Do_APC
17:15	R16D5_APC	Same as R16Do_APC
14:12	R16D4_APC	Same as R16Do_APC
11:9	R16D3_APC	Same as R16Do_APC
8:6	R16D2_APC	Same as R16Do_APC
5:3	R16D1_APC	Same as R16Do_APC
2:0	R16Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102003A4 EMI MPUI3_2ND **Memory Protection Unit Control** **00000000**
Registers I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R20_LOCK								R20D7_APC			R20D6_APC			R20D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R20D5_APC	R20D4_APC			R20D3_APC			R20D2_APC			R20D1_APC			R20Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R20_LOCK	Controls Region 20 Configuration lock 0: No lock 1: Region 1 and Region 20 control register are unchangeable.

Bit(s)	Name	Description
23:21	R20D7_APC	Same as R20Do_APC
20:18	R20D6_APC	Same as R20Do_APC
17:15	R20D5_APC	Same as R20Do_APC
14:12	R20D4_APC	Same as R20Do_APC
11:9	R20D3_APC	Same as R20Do_APC
8:6	R20D2_APC	Same as R20Do_APC
5:3	R20D1_APC	Same as R20Do_APC
2:0	R20Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102003A8 EMI MPUJ3 **Memory Protection Unit Control** **00000000**
Registers I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R17_LOCK								R17D7_APC			R17D6_APC			R17D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R17D5_APC	R17D4_APC			R17D3_APC			R17D2_APC			R17D1_APC			R17Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R17_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R17D7_APC	Same as R17Do_APC
20:18	R17D6_APC	Same as R17Do_APC
17:15	R17D5_APC	Same as R17Do_APC
14:12	R17D4_APC	Same as R17Do_APC
11:9	R17D3_APC	Same as R17Do_APC
8:6	R17D2_APC	Same as R17Do_APC
5:3	R17D1_APC	Same as R17Do_APC
2:0	R17Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102003AC EMI MPUJ3 **Memory Protection Unit Control** **00000000**
2ND **Registers J**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R21_LOCK								R21D7_APC			R21D6_APC			R21D5_APC	

Type	RW									RW				RW		
Reset	0									0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R21D5_APC	R21D4_APC			R21D3_APC			R21D2_APC			R21D1_APC			R21Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R21_LOCK	Controls Region 20 Configuration lock 0: No lock 1: Region 1 and Region 20 control register are unchangeable.
23:21	R21D7_APC	Same as R21Do_APC
20:18	R21D6_APC	Same as R21Do_APC
17:15	R21D5_APC	Same as R21Do_APC
14:12	R21D4_APC	Same as R21Do_APC
11:9	R21D3_APC	Same as R21Do_APC
8:6	R21D2_APC	Same as R21Do_APC
5:3	R21D1_APC	Same as R21Do_APC
2:0	R21Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102003B0 EMI MPUK3 Memory Protection Unit Control Registers I 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R18_LOCK								R18D7_APC			R18D6_APC			R18D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R18D5_APC	R18D4_APC			R18D3_APC			R18D2_APC			R18D1_APC			R18Do_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R18_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R18D7_APC	Same as R18Do_APC
20:18	R18D6_APC	Same as R18Do_APC
17:15	R18D5_APC	Same as R18Do_APC
14:12	R18D4_APC	Same as R18Do_APC
11:9	R18D3_APC	Same as R18Do_APC
8:6	R18D2_APC	Same as R18Do_APC
5:3	R18D1_APC	Same as R18Do_APC
2:0	R18Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access

Bit(s) Name	Description
	011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102003B4 EMI MPUK3_2ND Memory Protection Unit Control Registers K 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R22_LOCK								R22D7_APC			R22D6_APC			R22D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R22D5_APC	R22D4_APC			R22D3_APC			R22D2_APC			R22D1_APC			R22D0_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31 R22_LOCK	Controls Region 20 Configuration lock 0: No lock 1: Region 1 and Region 20 control register are unchangeable.
23:21 R22D7_APC	Same as R22D0_APC
20:18 R22D6_APC	Same as R22D0_APC
17:15 R22D5_APC	Same as R22D0_APC
14:12 R22D4_APC	Same as R22D0_APC
11:9 R22D3_APC	Same as R22D0_APC
8:6 R22D2_APC	Same as R22D0_APC
5:3 R22D1_APC	Same as R22D0_APC
2:0 R22D0_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102003B8 EMI MPUL3 Memory Protection Unit Control Registers I 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R19_LOCK								R19D7_APC			R19D6_APC			R19D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19D5_APC	R19D4_APC			R19D3_APC			R19D2_APC			R19D1_APC			R19D0_APC		
Type	RW	RW			RW			RW			RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s)	Name	Description
31	R19_LOCK	Controls Region 1 Configuration lock 0: No lock 1: Region 1 and Region 1 control register are unchangeable.
23:21	R19D7_APC	Same as R19Do_APC
20:18	R19D6_APC	Same as R19Do_APC
17:15	R19D5_APC	Same as R19Do_APC
14:12	R19D4_APC	Same as R19Do_APC
11:9	R19D3_APC	Same as R19Do_APC
8:6	R19D2_APC	Same as R19Do_APC
5:3	R19D1_APC	Same as R19Do_APC
2:0	R19Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

102003BC EMI MPUL3_2ND Memory Protection Unit Control Registers L 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	R23_LOCK								R23D7_APC			R23D6_APC			R23D5_APC	
Type	RW								RW			RW			RW	
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R23D5_APC	R23D4_APC		R23D3_APC			R23D2_APC		R23D1_APC			R23Do_APC				
Type	RW	RW		RW			RW		RW			RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	R23_LOCK	Controls Region 20 Configuration lock 0: No lock 1: Region 1 and Region 20 control register are unchangeable.
23:21	R23D7_APC	Same as R23Do_APC
20:18	R23D6_APC	Same as R23Do_APC
17:15	R23D5_APC	Same as R23Do_APC
14:12	R23D4_APC	Same as R23Do_APC
11:9	R23D3_APC	Same as R23Do_APC
8:6	R23D2_APC	Same as R23Do_APC
5:3	R23D1_APC	Same as R23Do_APC
2:0	R23Do_APC	000: No protection 001: Only RW for secure access 010: Only RW for secure access and non-secure read access 011: Only RW for secure access and non-secure write access 100: Only read for secure/non-secure 101: Both RW are forbidden. 110: Only security write is forbidden.

Module name: EMI_REG Base address: (+10203000h)

Address	Name	Width	Register Function
10203000	<u>EMI_CONA</u>	32	Address Mapping
10203008	<u>EMI_CONB</u>	32	Data Transfer Overhead for Specific Data Size
10203010	<u>EMI_CONC</u>	32	Data Transfer Overhead for Specific Data Size
10203018	<u>EMI_COND</u>	32	FIFO Status
10203020	<u>EMI_CONE</u>	32	Feature Setting
10203028	<u>EMI_CONF</u>	32	Address Scramble Setting
10203030	<u>EMI_CONG</u>	32	Data Transfer Overhead for Specific Non-36 bytes Alignment Data Size
10203038	<u>EMI_CONH</u>	32	Address Mapping 2
1020303C	<u>EMI_BWST</u>	32	BW Status
10203040	<u>EMI_CONI</u>	32	ISP Configuration
10203048	<u>EMI_CONJ</u>	32	ISP Configuration 1
1020304C	<u>EMI_CONO</u>	32	Address Mapping 2
10203050	<u>EMI_CONK</u>	32	ISP Configuration 2
1020305C	<u>EMI_BWST1</u>	32	Selected Master BW Status
10203060	<u>EMI_CONM</u>	32	MISC
10203078	<u>EMI_DRCT</u>	32	EMI Modem Control Register
102030D0	<u>EMI_TEST0</u>	32	Test Mode 0
102030D8	<u>EMI_TEST1</u>	32	Test Mode 1
102030E0	<u>EMI_TESTA</u>	32	Test Mode A
102030E8	<u>EMI_TESTB</u>	32	Test Mode B
102030F0	<u>EMI_TESTC</u>	32	Test Mode B
102030F8	<u>EMI_TESTD</u>	32	Test Mode D
10203100	<u>EMI_ARBA</u>	32	EMI Bandwidth Filter Control M0/1
10203108	<u>EMI_ARBB</u>	32	EMI Bandwidth Filter Control M1
10203110	<u>EMI_ARBC</u>	32	EMI Bandwidth Filter Control M2
10203118	<u>EMI_ARBD</u>	32	EMI Bandwidth Filter Control M3
10203120	<u>EMI_ARBE</u>	32	EMI Bandwidth Filter Control M4
10203128	<u>EMI_ARBF</u>	32	EMI Bandwidth Filter Control M5
10203130	<u>EMI_ARBG</u>	32	EMI Bandwidth Filter Control M5
10203134	<u>EMI_ARBG_2ND</u>	32	EMI Bandwidth Filter Control GPU_2
10203138	<u>EMI_ARBH</u>	32	EMI Bandwidth Filter Control M5
10203140	<u>EMI_ARBI</u>	32	Filter Priority Encode
10203144	<u>EMI_ARBI_2ND</u>	32	Filter Priority Encode for MD Requirement
10203148	<u>EMI_ARBJ</u>	32	Turn Around Command Number
1020314C	<u>EMI_ARBJ_2ND</u>	32	Turn Around Command Number for MD Requirement
10203150	<u>EMI_ARBK</u>	32	Channel Arbiter Control
10203154	<u>EMI_ARBK_2ND</u>	32	Channel Arbiter Control
10203158	<u>EMI_SLCT</u>	32	EMI Slave Control Registers
102031D8	<u>EMI_MPUP</u>	32	Memory Protection Unit Control Registers P
102031E0	<u>EMI MPUQ</u>	32	Memory Protection Unit Control Registers Q
102031E8	<u>EMI_MPUR</u>	32	Memory Protection Unit Control Registers R
102031F0	<u>EMI_MPUS</u>	32	Memory Protection Unit Control Registers S
102031F8	<u>EMI_MPUT</u>	32	Memory Protection Unit Control Registers T
10203220	<u>EMI MPUY</u>	32	Memory Protection Unit Control Registers Y

Address	Name	Width	Register Function
102032D8	<u>EMI_MPUP2</u>	32	Memory Protection Unit Control Registers P
102032E0	<u>EMI MPUQ2</u>	32	Memory Protection Unit Control Registers Q
102032E8	<u>EMI MPUR2</u>	32	Memory Protection Unit Control Registers R
10203320	<u>EMI MPUY2</u>	32	Memory Protection Unit Control Registers Y
10203400	<u>EMI BMEN</u>	32	EMI Bus Monitor Control Registers
10203404	<u>EMI BSTP</u>	32	EMI Bus Monitor Auto Stop Count
10203408	<u>EMI BCNT</u>	32	EMI 3rd Double-word Counter of Selected Masters
10203410	<u>EMI TACT</u>	32	EMI 4th Double-Word Counter of Selected Masters
10203418	<u>EMI TSCT</u>	32	EMI 3rd Double-word Counter of Selected Masters
10203420	<u>EMI WACT</u>	32	EMI 4th Double-Word Counter of Selected Masters
10203428	<u>EMI WSCT</u>	32	EMI 3rd Double-word Counter of Selected Masters
10203430	<u>EMI BACT</u>	32	EMI 4th Double-Word Counter of Selected Masters
10203438	<u>EMI BSCT</u>	32	EMI 3rd Double-word Counter of Selected Masters
10203440	<u>EMI MSEL</u>	32	EMI 4th Double-Word Counter of Selected Masters
10203448	<u>EMI TSCT2</u>	32	EMI 4th Double-Word Counter of Selected Masters
10203450	<u>EMI TSCT3</u>	32	EMI 3rd Double-word Counter of Selected Masters
10203458	<u>EMI WSCT2</u>	32	EMI 4th Double-Word Counter of Selected Masters
10203460	<u>EMI WSCT3</u>	32	EMI 3rd Double-word Counter of Selected Masters
10203464	<u>EMI WSCT4</u>	32	EMI 4th Double-Word Counter of Selected Masters
10203468	<u>EMI MSEL2</u>	32	EMI Master Selection for 4th and 5th Counters
10203470	<u>EMI MSEL3</u>	32	EMI Master Selection for 6th and 7th Counters
10203478	<u>EMI MSEL4</u>	32	EMI Master Selection for 8th and 9th Counters
10203480	<u>EMI MSEL5</u>	32	EMI Master Selection for 10th and 11th Counters
10203488	<u>EMI MSEL6</u>	32	EMI Master Selection for 12th and 13th Counters
10203490	<u>EMI MSEL7</u>	32	EMI Master Selection for 14th and 15th Counters
10203498	<u>EMI MSEL8</u>	32	EMI Master Selection for 16th and 17th Counters
102034A0	<u>EMI MSEL9</u>	32	EMI Master Selection for 18th and 19th Counters
102034A8	<u>EMI MSEL10</u>	32	EMI Master Selection for 20th and 21th Counters
102034B0	<u>EMI BMID0</u>	32	EMI ID Selection for 1- 2 Transaction Type Counters
102034B4	<u>EMI BMID1</u>	32	EMI ID Selection for 3- 4 Transaction Type Counters
102034B8	<u>EMI BMID2</u>	32	EMI ID Selection for 5- 6 Transaction Type Counters
102034BC	<u>EMI BMID3</u>	32	EMI ID Selection for 7- 8 Transaction Type Counters
102034C0	<u>EMI BMID4</u>	32	EMI ID Selection for 9- 10 Transaction Type Counters
102034C4	<u>EMI BMID5</u>	32	EMI ID Selection for 11- 12 Transaction Type Counters
102034C8	<u>EMI BMID6</u>	32	EMI ID Selection for 13- 14 Transaction Type Counters
102034CC	<u>EMI BMID7</u>	32	EMI ID Selection for 15- 16 Transaction Type Counters
102034D0	<u>EMI BMID8</u>	32	EMI ID Selection for 17- 18 Transaction Type Counters
102034D4	<u>EMI BMID9</u>	32	EMI ID Selection for 19- 20 Transaction Type Counters
102034D8	<u>EMI BMID10</u>	32	EMI ID Selection for 21 Transaction Type Counters
102034E0	<u>EMI BMEN1</u>	32	EMI ID Selection Enabling
102034E8	<u>EMI BMEN2</u>	32	EMI ID Selection Enabling
102034F8	<u>EMI BMRW0</u>	32	EMI ID Selection High Bit for 1-16 Transaction Type Counters
102034FC	<u>EMI BMRW1</u>	32	EMI ID Selection High Bit for 1-16 Transaction Type Counters
10203500	<u>EMI TTYPE1</u>	32	EMI 1st Transaction Type Counter of Selected Masters
10203508	<u>EMI TTYPE2</u>	32	EMI 2nd Transaction Type Counter of Selected Masters
10203510	<u>EMI TTYPE3</u>	32	EMI 3rd Transaction Type Counter of Selected Masters

Address	Name	Width	Register Function
10203518	<u>EMI TTYPE4</u>	32	EMI 4th Transaction Type Counter of Selected Masters
10203520	<u>EMI TTYPE5</u>	32	EMI 5th Transaction Type Counter of Selected Masters
10203528	<u>EMI TTYPE6</u>	32	EMI 6th Transaction Type Counter of Selected Masters
10203530	<u>EMI TTYPE7</u>	32	EMI 7th Transaction Type Counter of Selected Masters
10203538	<u>EMI TTYPE8</u>	32	EMI 8th Transaction Type Counter of Selected Masters
10203540	<u>EMI TTYPE9</u>	32	EMI 9th Transaction Type Counter of Selected Masters
10203548	<u>EMI TTYPE10</u>	32	EMI 10th Transaction Type Counter of Selected Masters
10203550	<u>EMI TTYPE11</u>	32	EMI 11th Transaction Type Counter of Selected Masters
10203558	<u>EMI TTYPE12</u>	32	EMI 12th Transaction Type Counter of Selected Masters
10203560	<u>EMI TTYPE13</u>	32	EMI 13th Transaction Type Counter of Selected Masters
10203568	<u>EMI TTYPE14</u>	32	EMI 14th Transaction Type Counter of Selected Masters
10203570	<u>EMI TTYPE15</u>	32	EMI 15th Transaction Type Counter of Selected Masters
10203578	<u>EMI TTYPE16</u>	32	EMI 16th Transaction Type Counter of Selected Masters
10203580	<u>EMI TTYPE17</u>	32	EMI 17th Transaction Type Counter of Selected Masters
10203588	<u>EMI TTYPE18</u>	32	EMI 18th Transaction Type Counter of Selected Masters
10203590	<u>EMI TTYPE19</u>	32	EMI 19th Transaction Type Counter of Selected Masters
10203598	<u>EMI TTYPE20</u>	32	EMI 20th Transaction Type Counter of Selected Masters
102035A0	<u>EMI TTYPE21</u>	32	EMI 21st Transaction Type Counter of Selected Masters
102035C0	<u>EMI EX CON</u>	32	Exclusive Monitor Status Control
102035C8	<u>EMI EX ST0</u>	32	Exclusive Monitor Status Register 0
102035D0	<u>EMI EX ST1</u>	32	Exclusive Monitor Status Register 1
102035D8	<u>EMI EX ST2</u>	32	Exclusive Monitor Status Register 2
102035E0	<u>EMI WP ADR</u>	32	Watch Point Address
102035E8	<u>EMI WP CTRL</u>	32	Watch Point Range
102035F0	<u>EMI CHKER</u>	32	EMI AXI Checker
102035F4	<u>EMI CHKER TYPE</u>	32	EMI AXI Checker Type
102035F8	<u>EMI CHKER ADR</u>	32	EMI AXI Checker Address
10203700	<u>EMI EFF MONA</u>	32	EMI Efficiency Monitor Control Register A
10203704	<u>EMI EFF MONB</u>	32	EMI Efficiency Monitor Control Register B
10203708	<u>EMI EFF MONC</u>	32	EMI Efficiency Monitor Control Register C
1020370C	<u>EMI EFF MOND</u>	32	EMI Efficiency Monitor Control Register D
10203710	<u>EMI EFF MONE</u>	32	EMI Efficiency Monitor Control Register E
10203714	<u>EMI EFF MONF</u>	32	EMI Efficiency Monitor Control Register F
10203718	<u>EMI EFF MONG</u>	32	EMI Efficiency Monitor Control Register G
1020371C	<u>EMI EFF MONH</u>	32	EMI Efficiency Monitor Control Register H
10203720	<u>EMI EFF MONI</u>	32	EMI Efficiency Monitor Control Register I
10203724	<u>EMI EFF MONJ</u>	32	EMI Efficiency Monitor Control Register J
10203728	<u>EMI EFF MONK</u>	32	EMI Efficiency Monitor Control Register K
1020372C	<u>EMI EFF MONL</u>	32	EMI Efficiency Monitor Control Register L
10203730	<u>EMI EFF MONM</u>	32	EMI Efficiency Monitor Control Register M
10203734	<u>EMI EFF MONN</u>	32	EMI Efficiency Monitor Control Register N
10203738	<u>EMI EFF MONO</u>	32	EMI Efficiency Monitor Control Register O
1020373C	<u>EMI EFF MONP</u>	32	EMI Efficiency Monitor Control Register P

10203000 EMI_CONA					Address Mapping								00000002			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CHN1_ROW2ND		CHN1_ROW		RANK_POS				CHN1_COL2ND		CHN1_COL			CHN_LOC	DUAL_RANK_EN	DUAL_RANK_EN_CHN1
Type	RW		RW		RW				RW		RW			RW	RW	RW
Reset	0	0	0	0	0				0	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CHNo_ROW2ND		CHNo_ROW		CAS_SIZE				CHNo_COL2ND		CHNo_COL		CHN_POS		DW32_EN	CHN_EN
Type	RW		RW		RW				RW		RW		RW		RW	RW
Reset	0	0	0	0	0	0			0	0	0	0	0	0	1	0

Bit(s)	Name	Description
31:30	CHN1_ROW2ND	Rank 2 Row address bit number for channel 1 0: 13-bit column address 1: 14-bit column address 2: 15-bit column address 3: 16-bit column address
29:28	CHN1_ROW	Row address bit number for channel 1 0: 13-bit column address 1: 14-bit column address 2: 15-bit column address 3: 16-bit column address
27	RANK_POS	Selects emory mapping 0: Address = {rank, row, bank,col} 1: Address = {row, rank, bank, col}. This mode is only supported when dual rank has the same bank and column bits.
23:22	CHN1_COL2ND	Rank 2 Column address bit number for channel 1 0: 9-bit column address (x32 only) 1: 10-bit column address 2: 11-bit column address 3: Reserved
21:20	CHN1_COL	Column address bit number for channel 1 0: 9-bit column address (x32 only) 1: 10-bit column address 2: 11-bit column address 3: Reserved
18	CHN_LOC	Channel location 0: Channel 0 1: Channel 1
17	DUAL_RANK_EN	Enables two DRAM in one channel mode for channel 0 0: Disable dual rank mode 1: Enable dual rank mode
16	DUAL_RANK_EN_CHN1	Enables two DRAM in one channel mode for channel 1 0: Disable dual rank mode 1: Enable dual rank mode
15:14	CHNo_ROW2ND	Rank 2 Row address bit number for channel 0 0: 13-bit column address 1: 14-bit column address 2: 15-bit column address 3: 16-bit column address
13:12	CHNo_ROW	Row address bit number for channel 0 0: 13-bit column address

Bit(s)	Name	Description
11:10	CAS_SIZE	1: 14-bit column address 2: 15-bit column address 3: 16-bit column address Enables cascade mode 2'b00: No cascaded region 2'b01: 128MB 2'b10: 256MB 2'b11: 512MB
7:6	CHNo_COL2ND	Rank 2 Column address bit number for channel 0 0: 9-bit column address (x32 only) 1: 10-bit column address 2: 11-bit column address 3: Reserved
5:4	CHNo_COL	Column address bit number for channel 0 0: 9-bit column address (x32 only) 1: 10-bit column address 2: 11-bit column address 3: Reserved
3:2	CHN_POS	Channel bit's position from AXI address view The location of channel bit must be smaller than the bank address location. 0: AXI address bit 7 1: AXI address bit 8 2: AXI address bit 9 3: AXI address bit 12
1	DW32_EN	32 bits data bus setting 0: Reserved 1: Data bus supports 32 bits.
0	CHN_EN	Enables two channel DRAM function 0: One channel 1: Two channels

10203008 EMI_CONB **Data Transfer Overhead for** **00000000**
Specific Data Size

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FOUR								THREE							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TWO								ONE							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	FOUR	Overhead for 4 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ... 255: 15+ (15/16) overhead
23:16	THREE	Overhead for 3 cycles of data transfer 0: 0 overhead 1: 1/16 overhead

Bit(s) Name	Description
15:8 TWO	2: 1/8 overhead ... 255: 15+ (15/16) overhead Overhead for 2 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ...
7:0 ONE	255: 15+ (15/16) overhead Overhead for 1 cycle of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead. ... 255: 15+ (15/16) overhead

10203010 EMI CONC Data Transfer Overhead for Specific Data Size 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EIGHT								SEVEN							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIX								FIVE							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:24 EIGHT	Overhead for 8 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ...
23:16 SEVEN	255: 15+ (15/16) overhead Overhead for 7 cycles data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ...
15:8 SIX	255: 15+ (15/16) overhead Overhead for 6 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ...
7:0 FIVE	255: 15+ (15/16) overhead Overhead for 5 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ... 255: 15+ (15/16) overhead

10203018 EMI COND FIFO Status 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WFF_BUSY_HIGH				WFF_BUSY_LOW				RFF_BUSY_HIGH				RFF_BUSY_LOW			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WFF_EMPTY_HIGH				WFF_EMPTY_LOW				RFF_EMPTY_HIGH				RFF_EMPTY_LOW			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:28 WFF_BUSY_HIGH	If the remaining write command FIFO is smaller than or equal to this field, rff_busy will be asserted.
27:24 WFF_BUSY_LOW	If the remaining write command FIFO is larger than this field, rff_busy will be de-asserted.
23:20 RFF_BUSY_HIGH	If the remaining read command FIFO is smaller than or equal to this field, rff_busy will be asserted.
19:16 RFF_BUSY_LOW	If the remaining read command FIFO is larger than this field, rff_busy will be de-asserted.
15:12 WFF_EMPTY_HIGH	If the remaining write command FIFO is smaller than this field, rff_empty will be de-asserted.
11:8 WFF_EMPTY_LOW	If the remaining write command FIFO is larger than or equal to this field, rff_empty will be asserted.
7:4 RFF_EMPTY_HIGH	If remain read command FIFO is smaller than this field, rff_empty will be de-asserted.
3:0 RFF_EMPTY_LOW	If the remaining read command FIFO is larger than or equal to this field, rff_empty will be asserted.

10203020 EMI_CONE Feature Setting 00000048

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AP_BUSY_WR_LAT								AP_BUSY_RD_LAT							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					AP_BUSY_THR				RCMD_OO_THR				DRAMC_CMD_CNT			
Type					RW				RW				RW			
Reset					0	0	0	0	0	1	0	0	1	0	0	0

Bit(s) Name	Description
31:24 AP_BUSY_WR_LAT	EMI APMCU busy threshold If BW usage is over AP_BUSY_THR/16, EMI will change APMCU write startvation counter to AP_BUSY_WR_LAT.
23:16 AP_BUSY_RD_LAT	EMI APMCU busy threshold If BW usage is over AP_BUSY_THR/16, EMI will change APMCU read startvation counter to AP_BUSY_RD_LAT.
11:8 AP_BUSY_THR	EMI APMCU busy threshold If BW usage is over AP_BUSY_THR/16, EMI will change APMCU startvation counter to AP_BUSY_RD_LAT and AP_BUSY_WR_LAT. 0: Does not use AP_BUSY_RD_LAT and AP_BUSY_WR_LAT 1: 1/16 BW ... 14: 14/16 BW 15:15/16 BW
7:4 RCMD_OO_THR	When RDQ is less than or equal to RCMD_OO_THR, EMI will stop reading out-of-order push.

Bit(s) Name	Description
3:0 DRAMC_CMD_CNT	This field cannot be 0. DRAMC command FIFO count for test

10203028 EMI_CONF Address Scramble Setting 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BIT16_SCRAMBLE				BIT15_SCRAMBLE				BIT14_SCRAMBLE				BIT13_SCRAMBLE			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BIT12_SCRAMBLE				BIT11_SCRAMBLE											
Type	RW				RW											
Reset	0	0	0	0	0	0	0	0								

Bit(s) Name	Description
31:28 BIT16_SCRAMBLE	Enables scramble with address bit[19:16] xxx1: XOR with address bit[16] xx1x: XOR with address bit[17] x1xx: XOR with address bit[18] 1xxx: XOR with address bit[19]
27:24 BIT15_SCRAMBLE	Enables scramble with address bit[19:16] xxx1: XOR with address bit[16] xx1x: XOR with address bit[17] x1xx: XOR with address bit[18] 1xxx: XOR with address bit[19]
23:20 BIT14_SCRAMBLE	Enables scramble with address bit[19:16] xxx1: XOR with address bit[16] xx1x: XOR with address bit[17] x1xx: XOR with address bit[18] 1xxx: XOR with address bit[19]
19:16 BIT13_SCRAMBLE	Enables scramble with address bit[19:16] xxx1: XOR with address bit[16] xx1x: XOR with address bit[17] x1xx: XOR with address bit[18] 1xxx: XOR with address bit[19]
15:12 BIT12_SCRAMBLE	Enables scramble with address bit[19:16] xxx1: XOR with address bit[16] xx1x: XOR with address bit[17] x1xx: XOR with address bit[18] 1xxx: XOR with address bit[19]
11:8 BIT11_SCRAMBLE	Enables scramble with address bit[19:16] SEDA does not support bit[11:9] scramble. xxx1: XOR with address bit[16] xx1x: XOR with address bit[17] x1xx: XOR with address bit[18]. 1xxx: XOR with address bit[19]

10203030 EMI_CONG Data Transfer Overhead for Specific Non-36 bytes Alignment Data Size 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	EIGHT								SIX							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FOUR								TWO							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	EIGHT	Overhead for 8 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ... 255: 15+ (15/16) overhead
23:16	SIX	Overhead for 6 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ... 255: 15+ (15/16) overhead
15:8	FOUR	Overhead for 4 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ... 255: 15+ (15/16) overhead
7:0	TWO	Overhead for 2 cycles of data transfer 0: 0 overhead 1: 1/16 overhead 2: 1/8 overhead ... 255: 15+ (15/16) overhead

10203038 EMI_CONH Address Mapping 2 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CHN1_RANK1_SIZE				CHN1_RANK0_SIZE				CHNo_RANK1_SIZE				CHNo_RANK0_SIZE			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BW_INT_BW_THR								BW_INT_EN	BW_INT_LR	BW_INT_PEN	BW_INT_MODE	DCM_RATIO			
Type	RW								RW	RW	RW	RW	RW			
Reset	0								0	0	0	0	0			

Bit(s)	Name	Description
31:28	CHN1_RANK1_SIZE	Channel 1 Rank 1 DRAM size 0: Depend on CONA setting Others: Channel 1 Rank 1 DRAM size is CHN1_RANK1_SIZE*256MB
27:24	CHN1_RANK0_SIZE	Channel 1 Rank 0 DRAM size 0: Depend on CONA setting Others: Channel 1 Rank 0 DRAM size is CHN1_RANK0_SIZE*256MB
23:20	CHNo_RANK1_SIZE	Channel 0 Rank 1 DRAM size

Bit(s)	Name	Description
19:16	CHNo_RANKo_SIZE	o: Depend on CONA setting Others: Channel o Rank 1 DRAM size is CHN1_RANK1_SIZE*256MB Channel o Rank o DRAM size
14:8	BW_INT_BW_THR	o: Depend on CONA setting Others: Channel o Rank o DRAM size is CHNo_RANKo_SIZE*256MB BW interrupt threshold o: Reserved 1: BW larger than 1/64 issue interrupt 2: BW larger than 2/64 issue interrupt ...
7	BW_INT_EN	127: BW larger than 127/64 issue interrupt Enables BW interrupt
6	BW_INT_CLR	Interrupt will be cleared when EMI_BW status is read. BW_INT interrupt clear
5:4	BW_INT_PER	Note: When read BW_INT_CLR ~= reg_conh[6] BW interrupt period 2'b00: 2^17 cycle 2'b01: 2^18 cycle 2'b10: 2^19 cycle 2'b11: 2^20 cycle
3	BW_INT_MODE	BW interrupt mode When BW_INT_MODE changes, all BW_INT related status/counter will be cleared.
1:0	DCM_RATIO	o: BW larger than or equal to BW_THR issue interrupt 1: BW less than or equal to BW_THR issue interrupt DCM slow-down ratio 2'b00: no DCM 2'b01: 1/8 slow-down 2'b10: 1/16 slow-down 2'b11: 1/32 slow-down

1020303C EMI_BWST BW Status 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EMI_BWST															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EMI_BWST															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	EMI_BWST	BW status This register logs 32 period EMI BW information. When BW is larger than the threshold in one period, EMI_BW register will be set to 1.

10203040 EMI_CONI ISP Configuration 00000006

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ISP_WR_LATENCY								ISP_RD_LATENCY							

Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPU_WR_OS_THR_2				GPU_RD_OS_THR_2				ISP_ID2_EN		ISP_ID1_EN			MM_W_INFO_NUM		
Type	RW				RW				RW		RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0		1	1	

Bit(s) Name	Description
31:24 ISP_WR_LATENCY	Allowable write latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ...
23:16 ISP_RD_LATENCY	Allowable read latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ...
15:12 GPU_WR_OS_THR_2	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15
11:8 GPU_RD_OS_THR_2	Slave port read outstanding number 0/1/2~14/15: 0/4/6/~30
7:6 ISP_ID2_EN	Enables ISP ID match set 2 bit 0: Enable read bit 1: Enable write
5:4 ISP_ID1_EN	Enables ISP ID match set 1 bit 0: Enable read bit 1: Enable write
2:1 MM_W_INFO_NUM	MM port write information queue number

10203048 EMI_CONJ **ISP Configuration 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ISP_ID_SET1_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ISP_ID_SET1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 ISP_ID_SET1_EN	Enables ISP ID match set 1 bit
15:0 ISP_ID_SET1	ISP ID match set 1

1020304C EMI_CONO **Address Mapping 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									SM_SEL_MASTER0							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SM_BW_INT_BW_THR								SM_BW_INT_EN	SM_BW_INT_CLR	SM_BW_INT_PER		SM_BW_INT_MODE			
Type	RW								RW	RW	RW		RW			
Reset		0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
23:16	SM_SEL_MASTER0	Monitors selected masters (master 0 ~ 7) EMI_CONL[16]: ARM 0 EMI_CONL[17]: ARM 1 EMI_CONL[18]: MM 1 EMI_CONL[19]: MDMCU EMI_CONL[20]: Modem EMI_CONL[21]: Multimedia 0 EMI_CONL[22]: GPU 0 EMI_CONL[23]: GPU 1
14:8	SM_BW_INT_BW_THR	BW interrupt threshold 0: Reserved 1: BW larger than 1/64 issue interrupt 2: BW larger than 2/64 issue interrupt ... 127: BW larger than 127/64 issue interrupt
7	SM_BW_INT_EN	BW interrupt enable. Interrupt will be clear when EMI_BW status will be read.
6	SM_BW_INT_CLR	Clears BW_INT interrupt Note: Wwhen read SM_BW_INT_CLR ~= reg_cono[6]
5:4	SM_BW_INT_PER	BW interrupt period 2'b00: 2^20 cycle 2'b01: 2^21 cycle 2'b10: 2^22 cycle 2'b11: 2^23 cycle
3	SM_BW_INT_MODE	BW interrupt mode When BW_INT_MODE changes, all BW_INT related status/counter will be cleared. 0: BW larger than or equal to BW_THR issue interrupt 1: BW less than or equal to BW_THR issue interrupt

10203050 EMI_CONK								ISP Configuration 2								00000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16							
Name	ISP_ID_SET2_EN																						
Type	RW																						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Name	ISP_ID_SET2																						
Type	RW																						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0							

Bit(s)	Name	Description
31:16	ISP_ID_SET2_EN	Enables ISP ID match set 2 bit
15:0	ISP_ID_SET2	ISP ID match set 2

1020305C EMI_BWST1 Selected Master BW Status 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EMI_BWST1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EMI_BWST1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 EMI_BWST1	Selects master BW status This register logs 32 period EMI BW information. When BW is larger than the threshold in one period, EMI_BWST1 register will be set to 1.

10203060 EMI_CONM MISC 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EMI_DCM_DIS								WR_RSV_NOR_NUM				RD_RSV_NOR_NUM			
Type	RW								RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						EMI_ENABLE		AGE_SPEED	PAGE_HIT_HIG_PRH_IO_M	PAGE_HIT_HIG_PRH_IO_M	PAGE_HIT_HIG_PRH_IO_M	PAGE_HIT_HIG_PRH_IO_M	PAGE_HIT_HIG_PRH_IO_M	PAGE_HIT_HIG_PRH_IO_M	PAGE_HIT_HIG_PRH_IO_M	ISP_ID2_EN
Type						RW		RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset						0		0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:24 EMI_DCM_DIS	Disables EMI DCM Bit 0: Disable write command and data DCM Bit 1: Disable read command DCM Bit 2: Disable read data DCM Bit 3: Reserved Bit 4: Disable emi_check module DCM Bit 5: Disable emi_command arbiter DCM Bit 6: Disable EMI top DCM Bit 7: Disable EMI APB DCM
23:20 WR_RSV_NOR_NUM	Reserved write buffer for Mo, ultra and under BW limiter request
19:16 RD_RSV_NOR_NUM	Reserved read buffer for Mo, ultra and under BW limiter request
10 EMI_ENABLE	Enables EMI/DRAMC access 0: No agent can access EMI or DRAMC. EMI will issue INT when someone accesses EMI. 1: Normal mode. EMI/DRAMC can be accessed.
9:8 AGE_SPEED	Age decrement speed when bandwidth usage is larger than allocated one 00: No decrement when bandwidth usage is larger than allocated one 01: 1/4 speed decrement when bandwidth usage is larger than allocated one

Bit(s)	Name	Description
10		Normal speed decrement when bandwidth usage is larger than allocated one
11		1/2 speed decrement when bandwidth usage is larger than allocated one
7	PAGE_HIT_HIGH_PRIO_M7	Setting of page hit command is received first 0: Does not receive page hit command when the master has issued allocated bandwidth 1: Receive page hit command first
6	PAGE_HIT_HIGH_PRIO_M6	Setting of page hit command is received first 0: Does not receive page hit command when the master has issued allocated bandwidth 1: Receive page hit command first
5	PAGE_HIT_HIGH_PRIO_M5	Setting of page hit command is received first 0: Does not receive page hit command when the master has issued allocated bandwidth 1: Receive page hit command first
4	PAGE_HIT_HIGH_PRIO_M4	Setting of page hit command is received first 0: Does not receive page hit command when the master has issued allocated bandwidth 1: Receive page hit command first
3	PAGE_HIT_HIGH_PRIO_M3	Setting of page hit command is received first 0: Does not receive page hit command when the master has issued allocated bandwidth 1: Receive page hit command first
2	PAGE_HIT_HIGH_PRIO_M2	Setting of page hit command is received first 0: Does not receive page hit command when the master has issued allocated bandwidth 1: Receive page hit command first
1	PAGE_HIT_HIGH_PRIO_M1	Setting of page hit command is received first 0: Does not receive page hit command when the master has issued allocated bandwidth 1: Receive page hit command first
0	ISP_ID_SET2_EN	Setting of page hit command is received first 0: Does not receive page hit command when the master has issued allocated bandwidth 1: Receive page hit command first

10203078 EMI_DRCT **EMI Modem Control Register** **12000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MDMCUR_MASKEN	WR_AP_RSV_NUM			MDMCUR_MASKEN	RD_AP_RSV_NUM			WR_HI_RS_NUM	WR_ULTRA_RSV_NUM	RD_HI_RS_NUM	RD_ULTRA_RSV_NUM				
Type	RW	RW			RW	RW			RW	RW	RW	RW				
Reset	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SBR_WRA_P_MODE	MDM_CU_SBREN	EXPIRESBRN	ULTRASBRN	W_ULTRAWAITEN	R_ULTRAWAITEN	W_ALLLWAITEN	R_ALLLWAITEN	R_ULTRAWAITEN	W_ULTRAWAITEN	W_SAGEEN	R_SAGEEN	W_SULTEN	R_SULTEN	W_AULTEN	R_AULTEN
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	MDMCU_WR_MASK_EN	When MDMCU issues write request to DRAMC, the request of write command FIFO with same bank will be masked.
30:28	WR_AP_RSV_NUM	Reserved read buffer for APMCU If the remaining buffer number is bigger than (WR_MDMCU_RSV_NUM+WR_ULTRA_RSV_NUM+WR_HI_RSV_NUM+WR_AP_RSV_NUM), APMCU command can be granted.
27	MDMCU_RD_MASK_EN	When MDMCU issues read request to DRAMC, the request of read command FIFO with same bank will be masked.
26:24	RD_AP_RSV_NUM	Reserved read buffer for APMCU If the remaining buffer number is bigger than (RD_MDMCU_RSV_NUM+RD_ULTRA_RSV_NUM+RD_HI_RSV_NUM+RD_AP_RSV_NUM), APMCU command can be granted.
23:22	WR_HI_RSV_NUM	Reserved write buffer for high priority If the remaining buffer number is bigger than (WR_MDMCU_RSV_NUM+WR_ULTRA_RSV_NUM+WR_HI_RSV_NUM), high priority command can be granted.
21:20	WR_ULTRA_RSV_NUM	Reserved write buffer for ultra If the remaining buffer number is bigger than (WR_MDMCU_RSV_NUM+WR_ULTRA_RSV_NUM), ultra priority command can be granted.
19:18	RD_HI_RSV_NUM	Reserved read buffer for high priority If the remaining buffer number is bigger than (RD_MDMCU_RSV_NUM+RD_ULTRA_RSV_NUM+RD_HI_RSV_NUM), high priority command can be granted.
17:16	RD_ULTRA_RSV_NUM	Reserved read buffer for ultra If the remaining buffer number is bigger than (RD_MDMCU_RSV_NUM+RD_ULTRA_RSV_NUM), ultra priority command can be granted.
15	SBR_WRAP_MODE	1: All 32B wrap accesses use 32 byte wrap mode.
14	MDMCU_SBR_EN	Enables MDMCU command same bank reorder push
13	EXPIRE_SBR_EN	Enables starvation expired command EMI to DRAMC same bank reorder push
12	ULTRA_SBR_EN	Enables ultra command EMI to DRAMC same bank reorder push
11	W_ULTRA_WAIT_EN	Enables Write ultra command waiting when page miss for MD read requirement MD write is not applied. 0: Does not wait 1: Wait until bank is not busy.
10	R_ULTRA_WAIT_EN	Enables read ultra command waiting when page miss for MD read requirement MD read is not applied. 0: Does not wait 1: Wait until bank is not busy.
9	W_ALL_WAIT_EN	Enables write ultra command waiting when page miss 0: Does not wait 1: Wait until bank is not busy.
8	R_ALL_WAIT_EN	Enables read ultra command waiting when page miss 0: Does not wait 1: Wait until bank is not busy.
7	R_ULTRA_STAR_WAIT_EN	Enables read ultra and starvation command waiting when page miss for MD read requirement MD read is not applied. 0: Does not wait 1: Wait until bank is not busy.
6	W_ULTRA_STAR_WAIT_EN	Enables write ultra and starvation command waiting when page miss for MD read requirement MD read is not applied. 0: Does not wait 1: Wait until bank is not busy.

Bit(s)	Name	Description
5	W_S_AGE_EN	Enables M3 write starvation higher than other feature 0: Does not enable write starvation higher than other feature 1: Support write starvation higher than other feature
4	R_S_AGE_EN	Enables M3 read starvation higher than other feature 0: Does not enable read starvation higher than other feature 1: Support read starvation higher than other feature
3	W_S_ULT_EN	Enables M3 write ultra high priority higher than other feature 0: Does not enable read ultra high priority higher than other feature 1: Support read ultra high priority higher than other feature
2	R_S_ULT_EN	Enables M3 read ultra high priority higher than other feature 0: Does not enable read ultra high priority higher than other feature 1: Support read ultra high priority higher than other feature
1	W_A_ULT_EN	Enables M3 write always ultra high priority feature 0: Does not enable always ultra high priority feature 1: Support always ultra high priority feature
0	R_A_ULT_EN	Enables M3 read always ultra high priority feature 0: Does not enable always ultra high priority feature 1: Support always ultra high priority feature

102030Do EMI TEST0 Test Mode 0 88888888

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	M3_WR_OUTSTANDING				M3_RD_OUTSTANDING				M2_WR_OUTSTANDING				M2_RD_OUTSTANDING			
Type	RW				RW				RW				RW			
Reset	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	M1_WR_OUTSTANDING				M1_RD_OUTSTANDING				M0_WR_OUTSTANDING				M0_RD_OUTSTANDING			
Type	RW				RW				RW				RW			
Reset	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0

Bit(s)	Name	Description
31:28	M3_WR_OUTSTANDING	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15
27:24	M3_RD_OUTSTANDING	Slave port read outstanding number 0/1/2~14/15: 0/4/6/~30
23:20	M2_WR_OUTSTANDING	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15
19:16	M2_RD_OUTSTANDING	Slave port read outstanding number 0/1/2~14/15: 0/4/6/~30
15:12	M1_WR_OUTSTANDING	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15
11:8	M1_RD_OUTSTANDING	Slave port read outstanding number 0/1/2~14/15: 0/4/6/~30
7:4	M0_WR_OUTSTANDING	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15
3:0	M0_RD_OUTSTANDING	Slave port read outstanding number 0/1/2~14/15: 0/2/4/~30

102030D8 EMI TEST1 Test Mode 1 88888888

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	M7_WR_OUTSTANDING				M7_RD_OUTSTANDING				M6_WR_OUTSTANDING				M6_RD_OUTSTANDING			

Type	RW				RW				RW				RW			
Reset	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	M5_WR_OUTSTANDING				M5_RD_OUTSTANDING				M4_WR_OUTSTANDING				M4_RD_OUTSTANDING			
Type	RW				RW				RW				RW			
Reset	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0

Bit(s) Name	Description
31:28 M7_WR_OUTSTANDING	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15.
27:24 M7_RD_OUTSTANDING	Slave port read outstanding number 0/1/2~14/15: 0/4/6/~30
23:20 M6_WR_OUTSTANDING	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15
19:16 M6_RD_OUTSTANDING	Slave port read outstanding number 0/1/2~14/15: 0/4/6/~30
15:12 M5_WR_OUTSTANDING	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15
11:8 M5_RD_OUTSTANDING	Slave port read outstanding number 0/1/2~14/15: 0/4/6/~30
7:4 M4_WR_OUTSTANDING	Slave port write outstanding number 0/1/2~14/15: 0/1/2/3/~15
3:0 M4_RD_OUTSTANDING	Slave port read outstanding number 0/1/2~14/15: 0/4/6/~30

102030E0 EMI TESTA Test Mode A 33433343

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RM_FG_CMD_THR2				RM_SERV_CNT_THR2				RM_FG_CMD_THR1				RM_SERV_CNT_THR1			
Type	RW				RW				RW				RW			
Reset	0	1	1		0	1	1		1	0	0		0	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WM_FG_CMD_THR2				WM_SERV_CNT_THR2				WM_FG_CMD_THR1				WM_SERV_CNT_THR1			
Type	RW				RW				RW				RW			
Reset	0	1	1		0	1	1		1	0	0		0	1	1	

Bit(s) Name	Description
30:28 RM_FG_CMD_THR2	R_have_request_mask = serv_write & !r_have_urgent & !more_than_max_write & [(serv_cnt <= RM_SERV_CNT_THR1 & FG_Pending_Cmd >= RM_FG_CMD_THR1) (wcb_unmasked_diff_bk_cnt >= RM_SERV_CNT_THR2 & FG_Pending_Cmd >= WM_FG_CMD_THR2)] This field can't be 0
26:24 RM_SERV_CNT_THR2	R_have_request_mask = serv_write & !r_have_urgent & !more_than_max_write & [(serv_cnt <= RM_SERV_CNT_THR1 & FG_Pending_Cmd >= RM_FG_CMD_THR1) (wcb_unmasked_diff_bk_cnt >= RM_SERV_CNT_THR2 & FG_Pending_Cmd >= WM_FG_CMD_THR2)]
22:20 RM_FG_CMD_THR1	R_have_request_mask = serv_write & !r_have_urgent & !more_than_max_write & [(serv_cnt <= RM_SERV_CNT_THR1 & FG_Pending_Cmd >= RM_FG_CMD_THR1) (wcb_unmasked_diff_bk_cnt >=

Bit(s)	Name	Description
18:16	RM_SERV_CNT_THR1	RM_SERV_CNT_THR2 & FG_Pending_Cmd >= WM_FG_CMD_THR2] This field can't be 0 R_have_request_mask = serv_write & !r_have_urgent & !more_than_max_write & [(serv_cnt <= RM_SERV_CNT_THR1 & FG_Pending_Cmd >= RM_FG_CMD_THR1) (wcb_unmasked_diff_bk_cnt >= RM_SERV_CNT_THR2 & FG_Pending_Cmd >= WM_FG_CMD_THR2)]
14:12	WM_FG_CMD_THR2	W_have_request_mask = !serv_write & !w_have_urgent & !more_than_max_read & [(serv_cnt <= WM_SERV_CNT_THR1 & FG_Pending_Cmd >= WM_FG_CMD_THR1) (rcb_unmasked_diff_bk_cnt >= WM_SERV_CNT_THR2 & FG_Pending_Cmd >= WM_FG_CMD_THR2)] This field can't be 0
10:8	WM_SERV_CNT_THR2	W_have_request_mask = !serv_write & !w_have_urgent & !more_than_max_read & [(serv_cnt <= WM_SERV_CNT_THR1 & FG_Pending_Cmd >= WM_FG_CMD_THR1) (rcb_unmasked_diff_bk_cnt >= WM_SERV_CNT_THR2 & FG_Pending_Cmd >= WM_FG_CMD_THR2)]
6:4	WM_FG_CMD_THR1	W_have_request_mask = !serv_write & !w_have_urgent & !more_than_max_read & [(serv_cnt <= WM_SERV_CNT_THR1 & FG_Pending_Cmd >= WM_FG_CMD_THR1) (rcb_unmasked_diff_bk_cnt >= WM_SERV_CNT_THR2 & FG_Pending_Cmd >= WM_FG_CMD_THR2)]
2:0	WM_SERV_CNT_THR1	This field can't be 0 W_have_request_mask = !serv_write & !w_have_urgent & !more_than_max_read & [(serv_cnt <= WM_SERV_CNT_THR1 & FG_Pending_Cmd >= WM_FG_CMD_THR1) (rcb_unmasked_diff_bk_cnt >= WM_SERV_CNT_THR2 & FG_Pending_Cmd >= WM_FG_CMD_THR2)]

102030E8 EMI_TESTB Test Mode B 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RD_INTERLEAVE_DIS								BW_THR				RD_DATA_MODE	WCM_DMA_CUSUPER	RCMD_M_CUSUPER	WR_CRC_HK_ORDR
Type	RW								RW				RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BW_THR_LEN	MoS_HOR_T_DIS	RCMD_ISSUE_IN_ORDER	EARLY_RIS	EARLY_RSP_ROWS	SBR_MASCHK	DBG_OUT_EN	WR_ULTRA_WO_MASK	RSV_CHK_DQ	BYTE_32_W_RAP_EN	HALF_AGE_EN	COM_MAND_SPLIT_EN	RFF_PBC_MASK_EN	RD_PBC_MASK_EN	PREU_LTRANA_ENABLE	
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:24	RD_INTERLEAVE_DIS	Disables read data interleave function by port
23:20	BW_THR	
		EMI BW threshold length If BW usage is less than BW_THR/16, EMI will force Mo ultra. 0: Always non-ultra 1: 1/16 BW ... 14: 14/16 BW 15: Ultra always enabled
19	RD_DATA_MODE	0: Mask master of DRAMC input data before SRAM arbiter 1: Mask master of DRAMC input data after SRAM arbiter
18	WCMD_MDMCU_SUPER	MDMCU write high priority command has higher priority than other write command.
17	RCMD_MDMCU_SUPER	MDMCU read high priority command has higher priority than other read command.
16	WR_CHK_ORDER	Writes command to DRAMC keep ID order
15:14	BW_THR_LEN	
		EMI BW threshold length If BW usage is less than BW_THR/16, EMI will force Mo ultra. 2'b00: 256 cycles 2'b01: 512 cycles 2'b10: 1,024 cycles 2'b11: 2,048 cycles
13	Mo_SHORT_DIS	When all FIFOs are unused, APMCU read can bypass read command FIFO to reduce 1 cycle latency. 0: Enable 1: Disable
12	RCMD_ISSUE_IN_ORDER	Read command issue to DRAMC is in order 0: Out- of- order 1: In order
11	EARLY_RSP_DIS	0: Enable early response function 1: Disable early response function
10	EARLY_RESP_PRO_WR_DIS	When read early response occurs, EMI sets related write FIFO to be expired.
9	SBR_MASK_CHK	0: Non-SBR command does not check reorder mask. 1: Non-SBR command checks reorder mask.
8	DBG_OUT_EN	Enables debug output
7	WR_ULTRA_WO_MASK	
6	RSV_CHK_DQ	1: Ultra write command with starvation counter=0 does not need to defer read ultra with starvation counter=0. When EMI reserve buffer for AP, ultra, normal 0: Check command FIFO only 1: Check command and data FIFO
5	BYTE32_WRAP_EN	Processes wrap command in 32-byte alignment 0: Process wrap command in 16-byte alignment 1: Process wrap command in 32-byte alignment
4	HALF_AGE_EN	Shortens starvation value for high priority command 0: Does not shorten starvation value 1: Shorten starvation value for high priority command
3	COMMAND_SPLIT_EN	Splits long burst read command into two short commands 0: Does not split read command 1: Split read command
2	RFF_PBC_MASK_EN	Masks write command when row conflict with read command 0: Write commands will not be masked. 1: Mask write commands
1	RD_PBC_MASK_EN	Masks read command when row conflict with read command 0: Read commands will not be masked. 1: Mask read commands

Bit(s)	Name	Description
0	PREULTRA_ENABLE	<p>When this feature is enabled, FIFO has the same ID as command arbiter granted ultra and preultra command.</p> <p>1. Starvation counter /2 or /4 by setting 2. Starvation counter does not check BW limiter.</p>

102030Fo EMI TESTC Test Mode B 38470000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		CDWF_THR			DEFER_WR_WDATA_THR				DEFER_WR_RDATA_THR				DEFER_WR_WO_READ_PUSH	DEFER_WR_GROUP2	DEFER_WR_GROUP	URGENT_READ_FIRST
Type		RW			RW				RW				RW	RW	RW	RW
Reset		0	1	1	1	0	0	0	0	1	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RD_REORDER_DIS								M7_HIGH	M6_HIGH	M5_HIGH	M4_HIGH	M3_HIGH	M2_HIGH	M1_HIGH	M0_HIGH
Type	RW								RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
30:28	CDWF_THR	Conditional DRAMC write flush issue threshold
27:24	DEFER_WR_WDATA_THR	<p>Defer write group option 2: When DRAMC pending write data are larger than defer_wr_wdata_thr, EMI will stop pushing write command.</p> <p>0/1/2/~15 means write data are 0/4/8/~60. This field cannot be 0.</p>
23:20	DEFER_WR_RDATA_THR	<p>Defer write group option 1: When DRAMC pending read data are larger than defer_wr_rdata_thr, EMI will stop pushing write command.</p> <p>0/1/2/~15 means write data are 0/4/8/~60. This field cannot be 0.</p>
19	DEFER_WR_WO_READ_PUSH	Channel arbiter will mask write when DRAMC queue counter is less than threshold. Enabling DEFER_WR_WO_READ_PUSH will remove read push in DRAMC queue count.
18	DEFER_WR_GROUP2	Defer write group option 2: When DRAMC pending write data are larger than defer_wr_wdata_thr, EMI will stop pushing write command.
17	DEFER_WR_GROUP	Defer write group: When DRAMC pending read data are larger than defer_wr_rdata_thr, EMI will stop pushing write command.
16	URGENT_READ_FIRST	Read first in channel artbiter
15:8	RD_REORDER_DIS	<p>Disables read command re-order feature</p> <p>0: M0 1: M1 ...</p>
7	M7_HIGH	Enables bandwidth guarantee 0: Does not enable 1: Enable bandwidth guarantee
6	M6_HIGH	Enables bandwidth guarantee 0: Does not enable 1: Enable bandwidth guarantee
5	M5_HIGH	Enables bandwidth guarantee 0: Does not enable 1: Enable bandwidth guarantee

Bit(s)	Name	Description
4	M4_HIGH	1: Enable bandwidth guarantee Enables bandwidth guarantee 0: Does not enable
3	M3_HIGH	1: Enable bandwidth guarantee Enables bandwidth guarantee 0: Does not enable
2	M2_HIGH	1: Enable bandwidth guarantee Enables bandwidth guarantee 0: Does not enable
1	M1_HIGH	1: Enable bandwidth guarantee Enables bandwidth guarantee 0: Does not enable
0	Mo_HIGH	1: Enable bandwidth guarantee Enables bandwidth guarantee 0: Does not enable

102030F8 EMI_TESTD Test Mode D 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EX_MODE	HARD_LIMIT	LOCK_DIS	WDF_DIS								WFF_DIS				
Type	RW	RW	RW	RW								RW				
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RDF_FOR_SBR		RDF_DIS								RFF_DIS					
Type	RW		RW								RW					
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0

Bit(s)	Name	Description
31	EX_MODE	0: Overlapping write does not clear monitor. 1: Overlapping write clears monitor.
30	HARD_LIMIT	Hard limit function 0: Soft limit in channel arbiter 1: Hard limit in channel arbiter
29	LOCK_DIS	Disables lock function 0: Does not disable 1: Disable lock function
28:24	WDF_DIS	Disables write data buffer number Wait for 1ms to write 0 after 1 is written. If SW disables all buffer, EMI will be hanged. Due to LOCK EMI will need one FIFO to handle read/write at the same cycle case, EMI needs at least two (do not reserve the buffer) or three (reserve buffer) FIFO.
20:16	WFF_DIS	Wait for 1ms to write 0 after 1 is written. If SW disables all buffers, EMI will be hanged. Due to LOCK EMI will need one FIFO to handle read/write at the same cycle case, EMI needs at least two (do not reserve the buffer) or three (reserve the buffer) FIFOs.
15:13	RDF_FOR_SBR	Disables read data buffer number for SBR command (Read data FIO mnumber - RDF_DIS - RDF_FOR_SBR must > 4)
12:8	RDF_DIS	Wait for 1ms to write 0 after 1 is written. If SW disables all buffers, EMI will be hanged. EMI needs at least (reserved buffer+1) read FIFO.

Bit(s)	Name	Description
10:		Used for two channel LPDDR2-32, DDR3-32, LPDDR3-32
01, 11:		Reserved
6	Mo_ULTRA_DOM_BW	Ultra requests dominate bandwidth limiter 0: Ultra priority requests from side-band signals should be controlled by bandwidth limiter. 1: Ultra priority requests from side-band signals always dominate bandwidth limiter control.
5:0	Mo_BANDWIDTH	Allocated bandwidth Cannot be 0 in hard mode 0: Allocate 0 of the total bandwidth 1: Allocate 1/64 of the total bandwidth 2: Allocate 2/64 of the total bandwidth ... 63: Allocate 63/64 of the total bandwidth

10203108 EMI_ARBB

EMI Bandwidth Filter Control
M1

00004000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	M1_WR_LATENCY								M1_RD_LATENCY							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	M1_BANDWIDTH_DISABLE	M1_MODE	M1_HI_PRIO_DOM_BW	M1_BW_FILTER_EN					M1_ULTRA_SLICE_N	M1_ULTRA_DOM_BW	M1_BANDWIDTH					
Type	RW	RW	RW	RW					RW	RW	RW					
Reset	0	1	0	0					0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	M1_WR_LATENCY	Allowable write latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ...
23:16	M1_RD_LATENCY	255: 1,023 cycles Allowable read latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ...
15	M1_BANDWIDTH_DISABLE	255: 1,023 cycles Stops counting consumed bandwidth 0: Does not stop counting 1: Stop counting
14	M1_MODE	Bandwidth limit mode 0: Hard mode 1: Soft mode
13	M1_HI_PRIO_DOM_BW	High priority requests dominate bandwidth limiter 0: High priority requests from side-band signals should be controlled by bandwidth limiter. 1: High priority requests from side-band signals always dominate bandwidth limiter control.
12	M1_BW_FILTER_EN	Enables bandwidth filter 0: Disable

Bit(s)	Name	Description
7	M1_ULTRA_SLICE_EN	1: Enable Enables M1 ultra slice
6	M1_ULTRA_DOM_BW	Ultra requests dominate bandwidth limiter 0: Ultra priority requests from side-band signals should be controlled by bandwidth limiter. 1: Ultra priority requests from side-band signals always dominate bandwidth limiter control.
5:0	M1_BANDWIDTH	Allocated bandwidth Cannot be 0 in hard mode 0: Allocate 0 of the total bandwidth 1: Allocate 1/64 of the total bandwidth 2: Allocate 2/64 of the total bandwidth ... 63: Allocate 63/64 of the total bandwidth

10203110 EMI_ARBC

**EMI Bandwidth Filter Control
M2**

00004000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	M2_WR_LATENCY								M2_RD_LATENCY							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	M2_BANDWIDTH_DISABLE	M2_MODE	M2_HI_PRIO_DOM_BW	M2_BW_FILTER_EN					M2_ULTRA_SLICE_EN	M2_ULTRA_DOM_BW	M2_BANDWIDTH					
Type	RW	RW	RW	RW					RW	RW	RW					
Reset	0	1	0	0					0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	M2_WR_LATENCY	Allowable write latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
23:16	M2_RD_LATENCY	Allowable read latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
15	M2_BANDWIDTH_DISABLE	Stops counting consumed bandwidth 0: Does not stop counting 1: Stop counting
14	M2_MODE	Bandwidth limit mode 0: Hard mode 1: Soft mode
13	M2_HI_PRIO_DOM_BW	High priority requests dominate bandwidth limiter 0: High priority requests from side-band signals should be controlled by bandwidth limiter. 1: High priority requests from side-band signals always dominate bandwidth limiter control.
12	M2_BW_FILTER_EN	Enables bandwidth filter 0: Disable

Bit(s)	Name	Description
11:10	WR_MDMCU_RSV_NUM	1: Enable Reserved write buffer for MDMCU If the remaining buffer number is bigger than (WR_MDMCU_RSV_NUM), MDMCU command can be granted.
9:7	RD_MDMCU_RSV_NUM	Reserved read buffer for MDMCU If the remaining buffer number is bigger than (WR_MDMCU_RSV_NUM), MDMCU command can be granted.
6	M3_ULTRA_DOM_BW	Ultra requests dominate bandwidth limiter 0: Ultra priority requests from side-band signals should be controlled by bandwidth limiter. 1: Ultra priority requests from side-band signals always dominate bandwidth limiter control.
5:0	M3_BANDWIDTH	Allocated bandwidth Cannot be 0 in hard mode. 0: Allocate 0 of the total bandwidth 1: Allocate 1/64 of the total bandwidth 2: Allocate 2/64 of the total bandwidth ... 63: Allocate 63/64 of the total bandwidth

10203120 EMI ARBE

EMI Bandwidth Filter Control
M4

00004000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	M4_WD_LATENCY								M4_RD_LATENCY							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	M4_BANDWIDTH_DISABLE	M4_MODE	M4_HI_PRIORITY_FILTER_ENABLE	M4_BANDWIDTH_FILTER_ENABLE						M4_ULTRA_DOM_BW	M4_BANDWIDTH					
Type	RW	RW	RW	RW						RW	RW					
Reset	0	1	0	0						0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	M4_WD_LATENCY	Allowable latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles.
23:16	M4_RD_LATENCY	Allowable latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
15	M4_BANDWIDTH_DISABLE	Stops counting consumed bandwidth 0: Does not stop counting 1: Stop counting
14	M4_MODE	Bandwidth limit mode 0: Hard mode 1: Soft mode

Bit(s)	Name	Description
13	M4_HI_PRIO_DOM_BW	High priority requests dominate bandwidth limiter 0: High priority requests from side-band signals should be controlled by bandwidth limiter. 1: High priority requests from side-band signals always dominate bandwidth limiter control.
12	M4_BW_FILTER_EN	Enables bandwidth filter 0: Disable 1: Enable
6	M4_ULTRA_DOM_BW	Ultra requests dominate bandwidth limiter 0: Ultra priority requests from side-band signals should be controlled by bandwidth limiter. 1: Ultra priority requests from side-band signals always dominate bandwidth limiter control.
5:0	M4_BANDWIDTH	Allocated bandwidth Cannot be 0 in hard mode. 0: Allocate 0 of the total bandwidth 1: Allocate 1/64 of the total bandwidth 2: Allocate 2/64 of the total bandwidth ... 63: Allocate 63/64 of the total bandwidth

10203128 EMI_ARB

EMI Bandwidth Filter Control
M5

00004000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	M5_WR_LATENCY								M5_RD_LATENCY							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	M5_BANDWIDTH_DISABLE	M5_MODE	M5_HI_PRIO_DOM_BW	M5_BW_FILTER_EN					M5_ULTRA_SLICE_N	M5_ULTRA_DOM_BW	M5_BANDWIDTH					
Type	RW	RW	RW	RW					RW	RW	RW					
Reset	0	1	0	0					0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	M5_WR_LATENCY	Allowable write latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
23:16	M5_RD_LATENCY	Allowable read latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
15	M5_BANDWIDTH_DISABLE	Stops counting consumed bandwidth 0: Does not stop counting 1: Stop counting
14	M5_MODE	Bandwidth limit mode 0: Hard mode 1: Soft mode
13	M5_HI_PRIO_DOM_BW	High priority requests dominate bandwidth limiter

Bit(s)	Name	Description
12	M5_BW_FILTER_EN	0: High priority requests from side-band signals should be controlled by bandwidth limiter. 1: High priority requests from side-band signals always dominate bandwidth limiter control. Enables bandwidth filter 0: Disable 1: Enable
7	M5_ULTRA_SLICE_EN	Enables M5 ultra slice Ultra requests dominate bandwidth limiter 0: Ultra priority requests from side-band signals should be controlled by bandwidth limiter. 1: Ultra priority requests from side-band signals always dominate bandwidth limiter control.
6	M5_ULTRA_DOM_BW	
5:0	M5_BANDWIDTH	Allocated bandwidth Cannot be 0 in hard mode 0: Allocate 0 of the total bandwidth 1: Allocate 1/64 of the total bandwidth 2: Allocate 2/64 of the total bandwidth ... 63: Allocate 63/64 of the total bandwidth

10203130 EMI_ARBG **EMI Bandwidth Filter Control** **00004000**
M5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	M6_WR_LATENCY								M6_RD_LATENCY							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	M6_BANDWIDTH_DISABLE	M6_MODE	M6_HI_PRIO_DOM_BW	M6_BW_FILTER_EN					M6_ULTRA_SLICE_EN	M6_ULTRA_DOM_BW	M6_BANDWIDTH					
Type	RW	RW	RW	RW					RW	RW	RW					
Reset	0	1	0	0					0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	M6_WR_LATENCY	Allowable write latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
23:16	M6_RD_LATENCY	Allowable read latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
15	M6_BANDWIDTH_DISABLE	Stops counting consumed bandwidth 0: Does not stop counting 1: Stop counting
14	M6_MODE	Bandwidth limit mode 0: Hard mode 1: Soft mode
13	M6_HI_PRIO_DOM_BW	High priority requests dominate bandwidth limiter

Bit(s)	Name	Description
12	M6_BW_FILTER_EN	0: High priority requests from side-band signals should be controlled by bandwidth limiter. 1: High priority requests from side-band signals always dominate bandwidth limiter control. Enables bandwidth filter 0: Disable 1: Enable
7	M6_ULTRA_SLICE_EN	Enables M6 ultra slice
6	M6_ULTRA_DOM_BW	Ultra requests dominate bandwidth limiter 0: Ultra priority requests from side-band signals should be controlled by bandwidth limiter. 1: Ultra priority requests from side-band signals always dominate bandwidth limiter control.
5:0	M6_BANDWIDTH	Allocated bandwidth Cannot be 0 in hard mode 0: Allocate 0 of the total bandwidth 1: Allocate 1/64 of the total bandwidth 2: Allocate 2/64 of the total bandwidth ... 63: Allocate 63/64 of the total bandwidth

10203134 EMI_ARBG_2 **EMI Bandwidth Filter Control** 00004000
ND GPU_2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPU_WR_LATENCY								GPU_RD_LATENCY							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPU_BANDWIDTH_DISABLE	GPU_MODE	GPU_HIPRIODOM_BW	GPU_BW_FILTER_EN						GPU_ULTRA_DOM_BW	GPU_BANDWIDTH					
Type	RW	RW	RW	RW						RW	RW					
Reset	0	1	0	0						0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	GPU_WR_LATENCY	Allowable write latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
23:16	GPU_RD_LATENCY	Allowable read latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ... 255: 1,023 cycles
15	GPU_BANDWIDTH_DISABLE	Stops counting consumed bandwidth 0: Does not stop counting 1: Stop counting
14	GPU_MODE	Bandwidth limit mode 0: Hard mode 1: Soft mode

Bit(s)	Name	Description
13	GPU_HI_PRIO_DOM_BW	High priority requests dominate bandwidth limiter 0: High priority requests from side-band signals should be controlled by bandwidth limiter. 1: High priority requests from side-band signals always dominate bandwidth limiter control.
12	GPU_BW_FILTER_EN	Enables bandwidth filter 0: Disable 1: Enable
6	GPU_ULTRA_DOM_BW	Ultra requests dominate bandwidth limiter 0: Ultra priority requests from side-band signals should be controlled by bandwidth limiter. 1: Ultra priority requests from side-band signals always dominate bandwidth limiter control.
5:0	GPU_BANDWIDTH	Allocated bandwidth Cannot be 0 in hard mode 0: Allocate 0 of the total bandwidth 1: Allocate 1/64 of the total bandwidth 2: Allocate 2/64 of the total bandwidth ... 63: Allocate 63/64 of the total bandwidth

10203138 EMI_ARBH

EMI Bandwidth Filter Control
M5

00004000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	M7_WR_LATENCY								M7_RD_LATENCY							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	M7_BANDWIDTH_DISABLE	M7_MODE	M7_HI_PRIO_DOM_BW	M7_BW_FILTER_EN					M7_ULTRA_SLICE_N	M7_ULTRA_DOM_BW	M7_BANDWIDTH					
Type	RW	RW	RW	RW					RW	RW	RW					
Reset	0	1	0	0					0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	M7_WR_LATENCY	Allowable write latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ...
23:16	M7_RD_LATENCY	255: 1,023 cycles Allowable read latency in cycles 0: 3 cycles 1: 7 cycles 2: 11 cycles ...
15	M7_BANDWIDTH_DISABLE	255: 1,023 cycles Stops counting consumed bandwidth 0: Does not stop counting 1: Stop counting
14	M7_MODE	Bandwidth limit mode 0: Hard mode 1: Soft mode
13	M7_HI_PRIO_DOM_BW	High priority requests dominate bandwidth limiter

Bit(s)	Name	Description
12	M7_BW_FILTER_EN	<p>0: High priority requests from side-band signals should be controlled by bandwidth limiter. 1: High priority requests from side-band signals always dominate bandwidth limiter control.</p> <p>Enables bandwidth filter</p> <p>0: Disable 1: Enable</p>
7	M7_ULTRA_SLICE_EN	<p>Enables M7 ultra slice</p> <p>Ultra requests dominate bandwidth limiter</p> <p>0: Ultra priority requests from side-band signals should be controlled by bandwidth limiter. 1: Ultra priority requests from side-band signals always dominate bandwidth limiter control.</p>
6	M7_ULTRA_DOM_BW	
5:0	M7_BANDWIDTH	<p>Allocated bandwidth</p> <p>Cannot be 0 in hard mode</p> <p>0: Allocate 0 of the total bandwidth 1: Allocate 1/64 of the total bandwidth 2: Allocate 2/64 of the total bandwidth ... 63: Allocate 63/64 of the total bandwidth</p>

10203140 EMI_ARB1				Filter Priority Encode								00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	URGENT_2ND				LLAT				URGENT				MISS			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HIT				LIMIT				AGE				ULTRA			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	URGENT_2ND	<p>2nd urgent priority code</p> <p>The waiting time for the command is going to expire. Bigger number means higher priority. This number must be smaller than the older age code.</p> <p>0: The lowest priority 1: Priority higher than 0 ...</p>
27:24	LLAT	<p>Low latency request priority code</p> <p>This means one command has the longest time delay with the previous page miss command among all command candidates. Bigger number means higher priority. This number must be smaller than the older age code.</p> <p>0: The lowest priority 1: Priority higher than 0 ...</p>
23:20	URGENT	<p>Urgent priority code</p> <p>The waiting time for the command is going to expire. Bigger number means higher priority. This number must be smaller than the older age code.</p> <p>0: The lowest priority 1: Priority higher than 0 ...</p>

Bit(s)	Name	Description
19:16	MISS	15: The highest priority No page miss with previous commands priority code This means the page miss overhead can be hidden by the data cycles. Bigger number means higher priority. 0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority
15:12	HIT	Page hit priority code Bigger number means higher priority. 0: The lowest priority 1: Priority higher than 0 ...
11:8	LIMIT	15: The highest priority No bandwidth limit priority code The master does not consume its requested bandwidth. Bigger number means higher priority. 0: The lowest priority 1: Priority higher than 0 ...
7:4	AGE	15: The highest priority Order age priority code The waiting time for the command is expired. Bigger number means higher priority. 0: The lowest priority 1: Priority higher than 0 ...
3:0	ULTRA	15: The highest priority Ultra high priority code Bigger number means higher priority. 0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority

10203144 EMI ARBI 2 **Filter Priority Encode for MD** **00000000**
ND **Requirement**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	URGENT_2ND				LLAT				URGENT				MISS			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HIT				LIMIT				AGE				ULTRA			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	URGENT_2ND	2nd urgent priority code The waiting time for the command is going to expire. Bigger number means higher priority. This number must be smaller than the older age code. 0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority
27:24	LLAT	Low latency request priority code

Bit(s)	Name	Description
23:20	URGENT	<p>This means one command has the longest time delay with the previous page miss command among all command candidates. Bigger number means higher priority. This number must be smaller than the older age code.</p> <p>0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority</p> <p>Urgent priority code</p> <p>The waiting time for the command is going to expire. Bigger number means higher priority. This number must be smaller than the older age code.</p> <p>0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority</p>
19:16	MISS	<p>No page miss with previous commands priority code</p> <p>This means the page miss overhead can be hidden by the data cycles. Bigger number means higher priority.</p> <p>0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority</p>
15:12	HIT	<p>Page hit priority code</p> <p>Bigger number means higher priority.</p> <p>0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority</p>
11:8	LIMIT	<p>No bandwidth limit priority code</p> <p>The master does not consume its requested bandwidth. Bigger number means higher priority.</p> <p>0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority</p>
7:4	AGE	<p>Order age priority code</p> <p>The waiting time for the command is expired. Bigger number means higher priority.</p> <p>0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority</p>
3:0	ULTRA	<p>Ultra high priority code</p> <p>Bigger number means higher priority.</p> <p>0: The lowest priority 1: Priority higher than 0 ... 15: The highest priority</p>

10203148 EMI_ARB

**Turn Around Command
Number**

00684848

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RD_ULTRA_RDCNT_MI N				WR_ULTRA_WRCNT_MI N				POST_WR_CNT				WR_DLY_CYC			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	RDCNT_MIN				RDCNT				WRCNT_MIN				WRCNT			
Type	RW				RW				RW				RW			
Reset	0	1	0	0	1	0	0	0	0	1	0	0	1	0	0	0

Bit(s)	Name	Description
31:28	RD_ULTRA_RDCNT_MIN	Issues read command numbers and changes to write commands when having urgent write command and urgent read command 0: 4 read command 1: 8 read commands ... 15: Does not change to write command
27:24	WR_ULTRA_WRCNT_MIN	Issues write command numbers and changes to read commands when having urgent read command and urgent write command 0: 2 write command 1: 4 write commands ... 15: Does not change to read command
23:20	POST_WR_CNT	Switches servicing read command to write command when there is n write commands and no read commands (combined with WR_DLY_CYC) 0: 1 pending write command ... 15: 16 pending write commands
19:16	WR_DLY_CYC	Delayed cycle number to issue write command when there is no pending read commands 0: 1 cycle ... 15: 16 cycles
15:12	RDCNT_MIN	Issues read command numbers and changes to write commands when having urgent write command 0: 1 read command 1: 2 read commands ... 15: Does not change to write command
11:8	RDCNT	Issues read command numbers and changes to write commands 0: 4 read command 1: 8 read commands ... 15: Does not change to write command
7:4	WRCNT_MIN	Issues write command numbers and changes to read commands when having urgent read command 0: 1 write command 1: 2 write commands ... 15: Does not change to read command
3:0	WRCNT	Issues write command numbers and changes to read commands 0: 2 write command 1: 4 write commands ... 15: Does not change to read command

1020314C EMI ARBJ 2
ND

Turn Around Command
Number for MD Requirement

00684848

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	RD_ULTRA_RDCNT_MIN				WR_ULTRA_WRCNT_MIN				POST_WR_CNT				WR_DLY_CYC			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RDCNT_MIN				RDCNT				WRCNT_MIN				WRCNT			
Type	RW				RW				RW				RW			
Reset	0	1	0	0	1	0	0	0	0	1	0	0	1	0	0	0

Bit(s)	Name	Description
31:28	RD_ULTRA_RDCNT_MIN	<p>Issues read command numbers and changes to write commands when having urgent write command and urgent read command</p> <p>0: 4 read command 1: 8 read commands</p> <p>...</p> <p>15: Does not change to write command</p>
27:24	WR_ULTRA_WRCNT_MIN	<p>Issues write command numbers and changes to read commands when having urgent read command and urgent write command</p> <p>0: 2 write command 1: 4 write commands</p> <p>...</p> <p>15: Does not change to read command</p>
23:20	POST_WR_CNT	<p>Switches servicing read command to write command when there is n write commands and no read commands (combined with WR_DLY_CYC)</p> <p>0: 1 pending write command</p> <p>...</p> <p>15: 16 pending write commands</p>
19:16	WR_DLY_CYC	<p>Delayed cycle number to issue write command when there is no pending read commands</p> <p>0: 1 cycle</p> <p>...</p> <p>15: 16 cycles</p>
15:12	RDCNT_MIN	<p>Issues read command numbers and changes to write commands when having urgent write command</p> <p>0: 1 read command 1: 2 read commands</p> <p>...</p> <p>15: Does not change to write command</p>
11:8	RDCNT	<p>Issues read command numbers and changes to write commands</p> <p>0: 4 read command 1: 8 read commands</p> <p>...</p> <p>15: Does not change to write command</p>
7:4	WRCNT_MIN	<p>Issues write command numbers and changes to read commands when having urgent read command</p> <p>0: 1 write command 1: 2 write commands</p> <p>...</p> <p>15: Does not change to read command</p>
3:0	WRCNT	<p>Issues write command numbers and changes to read commands</p> <p>0: 2 write command 1: 4 write commands</p> <p>...</p> <p>15: Does not change to read command</p>

10203150 EMI ARBK Channel Arbiter Control 64003C7C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MULTI_CONF_BAN_PRO_NUM				RD_BAN_PRO_NUM				URGENT_CYC_2ND				URGENT_CYC_1St			
Type	RW				RW				RW				RW			
Reset	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			MULTI_CONF_BAN_PRO	RD_BAN_PRO	PAGE_MISS_DLY_CYC				WR_SERV_CNT_MAX				RD_SERV_CNT_MAX			
Type			RW	RW	RW				RW				RW			
Reset			1	1	1	1	0	0	0	1	1	1	1	1	0	0

Bit(s) Name	Description
31:28 MULTI_CONF_BAN_PRO_NUM	When row conflict command is larger than MULTI_CONF_BAN_PRO_NUM, EMI will inform DRAMC to promote this bank.
27:24 RD_BAN_PRO_NUM	When critical latency bank command is larger than RD_BAN_PRO_NUM, EMI will inform DRAMC to promote this bank.
23:20 URGENT_CYC_2ND	Second level urgent active when the acceptable latency is less than specified cycles 0: 31 cycles ... 15: 511 cycles
19:16 URGENT_CYC_1St	First level urgent active when the acceptable latency is less than specified cycles 0: 31 cycles ... 15: 511 cycles
13 MULTI_CONF_BAN_PRO	When row conflict command is larger than MULTI_CONF_BAN_PRO, EMI will inform DRAMC to promote this bank. 0: Disable 1: Enable
12 RD_BAN_PRO	When critical latency bank command is larger than RD_BAN_PRO, EMI will inform DRAMC to promote this bank. 0: Disable 1: Enable
11:8 PAGE_MISS_DLY_CYC	Delays command request n cycles to channel arbiter when the command is page miss with previous grant command 0: Delay 5 cycles ... 15: Delay 20 cycles
7:4 WR_SERV_CNT_MAX	Read request will be masked in some conditions. However, when write issue is over WR_SERV_CNT_MAXx2, read mask will be disabled.
3:0 RD_SERV_CNT_MAX	Write request will be masked in some conditions. However, when read issue is over RD_SERV_CNT_MAXx4, write mask will be disabled.

10203154 EMI ARBK 2 Channel Arbiter Control 64003C7C

ND

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MULTI_CONF_BAN_PRO_NUM				RD_BAN_PRO_NUM				URGENT_CYC_2ND				URGENT_CYC_1St			
Type	RW				RW				RW				RW			
Reset	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			MULTI_CONF_BAN_PRO	RD_BAN_PRO	PAGE_MISS_DLY_CYC				WR_SERV_CNT_MAX				RD_SERV_CNT_MAX			
Type			RW	RW	RW				RW				RW			
Reset			1	1	1	1	0	0	0	1	1	1	1	1	0	0

Bit(s) Name	Description
31:28 MULTI_CONF_BAN_PRO_NUM	When row conflict command is larger than MULTI_CONF_BAN_PRO_NUM, EMI will inform DRAMC to promote this bank.
27:24 RD_BAN_PRO_NUM	When critical latency bank command is larger than RD_BAN_PRO_NUM, EMI will inform DRAMC to promote this bank.
23:20 URGENT_CYC_2ND	Second level urgent active when the acceptable latency is less than specified cycles. 0: 31 cycles ... 15: 511 cycles
19:16 URGENT_CYC_1St	When critical latency bank command is larger than RD_BAN_PRO, EMI will inform DRAMC to promote this bank. 0: Disable 1: Enable
13 MULTI_CONF_BAN_PRO	First level urgent active when the acceptable latency is less than specified cycles. 0: 31 cycles ... 15: 511 cycles
12 RD_BAN_PRO	When row conflict command is larger than MULTI_CONF_BAN_PRO, EMI will inform DRAMC to promote this bank. 0: Disable 1: Enable
11:8 PAGE_MISS_DLY_CYC	Delays command request n cycles to channel arbiter when the command is page miss with previous grant command 0: Delay 5 cycles ... 15: Delay 20 cycles
7:4 WR_SERV_CNT_MAX	Read request will be masked in some conditions. However, when write issue is over WR_SERV_CNT_MAXx2, read mask will be disabled.
3:0 RD_SERV_CNT_MAX	Write request will be masked in some conditions. However, when read issue is over RD_SERV_CNT_MAXx4, write mask will be disabled.

10203158 EMI_SLCT	EMI Slave Control Registers	00000000														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Name	M7_HI_PRIO_IND_EN	M6_HI_PRIO_IND_EN	M5_HI_PRIO_IND_EN	M4_HI_PRIO_IND_EN	M3_HI_PRIO_IND_EN	M2_HI_PRIO_IND_EN	M1_HI_PRIO_IND_EN	Mo_HI_PRIO_IND_EN	M7_LLAT_EN	M6_LLAT_EN	M5_LLAT_EN	M4_LLAT_EN	M3_LLAT_EN	M2_LLAT_EN	M1_LLAT_EN	Mo_LLAT_EN
	I_PRIO_IND_EN	I_PRIO_IND_EN	I_PRIO_IND_EN	I_PRIO_IND_EN	I_PRIO_IND_EN	I_PRIO_IND_EN	I_PRIO_IND_EN	I_PRIO_IND_EN	LAT_EN	LAT_EN	LAT_EN	LAT_EN	LAT_EN	LAT_EN	LAT_EN	LAT_EN
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HI_PRIO_IND_EN	HI_PRIO_IND_EN	HI_PRIO_IND_EN	HI_PRIO_IND_EN	HI_PRIO_IND_EN	HI_PRIO_IND_EN	HI_PRIO_IND_EN	HI_PRIO_IND_EN								
	7	6	5	4	3	2	1	0								
Type	RW	RW	RW	RW	RW	RW	RW	RW								
Reset	0	0	0	0	0	0	0	0								

Bit(s)	Name	Description
31	M7_HI_PRIO_IND_EN	Enables read high priority indication to DRAMC feature (for real-time GPU) 0: Does not support high priority indication feature 1: Support high priority indication feature
30	M6_HI_PRIO_IND_EN	Enables read high priority indication to DRAMC feature (for normal GPU) 0: Does not support high priority indication feature 1: Support high priority indication feature
29	M5_HI_PRIO_IND_EN	Enables read high priority indication to DRAMC feature 0: Does not support high priority indication feature 1: Support high priority indication feature
28	M4_HI_PRIO_IND_EN	Enables read high priority indication to DRAMC feature 0: Does not support high priority indication feature 1: Support high priority indication feature
27	M3_HI_PRIO_IND_EN	Enables read high priority indication to DRAMC feature 0: Does not support high priority indication feature 1: Support high priority indication feature
26	M2_HI_PRIO_IND_EN	Enables read high priority indication to DRAMC feature 0: Does not support high priority indication feature 1: Support high priority indication feature
25	M1_HI_PRIO_IND_EN	Enables read high priority indication to DRAMC feature (for PERISYS input from Mo/1) 0: Does not support high priority indication feature 1: Support high priority indication feature
24	Mo_HI_PRIO_IND_EN	Enables read high priority indication to DRAMC feature (for APMCU input from Mo/1) 0: Does not support high priority indication feature 1: Support high priority indication feature
23	M7_LLAT_EN	Enables read low latency feature (for real-time GPU) 0: Does not support low latency feature 1: Support low latency feature
22	M6_LLAT_EN	Enables read low latency feature (for normal GPU) 0: Does not support low latency feature 1: Support low latency feature
21	M5_LLAT_EN	Enables read low latency feature 0: Does not support low latency feature 1: Support low latency feature
20	M4_LLAT_EN	Enables read low latency feature 0: Does not support low latency feature 1: Support low latency feature
19	M3_LLAT_EN	Enables read low latency feature 0: Does not support low latency feature

Bit(s)	Name	Description
18	M2_LLAT_EN	1: Support low latency feature Enables read low latency feature 0: Does not support low latency feature
17	M1_LLAT_EN	1: Support low latency feature Enables read low latency feature (for PERISYS input from Mo/1) 0: Does not support low latency feature
16	Mo_LLAT_EN	1: Support low latency feature Enables read low latency feature (for APMCU input from Mo/1) 0: Does not support low latency feature
15	HI_PRIO_EN_M7	1: Support low latency feature Enables high priority feature 0: Does not support high priority feature
14	HI_PRIO_EN_M6	1: Support high priority feature Enables high priority feature 0: Does not support high priority feature
13	HI_PRIO_EN_M5	1: Support high priority feature Enables high priority feature 0: Does not support high priority feature
12	HI_PRIO_EN_M4	1: Support high priority feature Enables high priority feature 0: Does not support high priority feature
11	HI_PRIO_EN_M3	1: Support high priority feature Enables high priority feature 0: Does not support high priority feature
10	HI_PRIO_EN_M2	1: Support high priority feature Enables high priority feature 0: Does not support high priority feature
9	HI_PRIO_EN_M1	1: Support high priority feature Enables high priority feature 0: Does not support high priority feature
8	HI_PRIO_EN_Mo	1: Support high priority feature Enables high priority feature 0: Does not support high priority feature

102031D8 EMI MPUP

**Memory Protection Unit Control
Registers P**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					R23_VIO	R22_VIO	R21_VIO	R20_VIO	R15_VIO	R14_VIO	R13_VIO	R12_VIO	R11_VIO	R10_VIO	R9_VIO	R8_VIO
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19_VIO	R18_VIO	R17_VIO	R16_VIO			OOR_VIO	APB_VIO	R7_VIO	R6_VIO	R5_VIO	R4_VIO	R3_VIO	R2_VIO	R1_VIO	Ro_VIO
Type	W1C	W1C	W1C	W1C			W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27	R23_VIO	Region 23 abort violation status to domain 0 0: No region 7 abort violation

Bit(s)	Name	Description
26	R22_VIO	1: Region 7 abort violation Region 22 abort violation status to domain 0 0: No region 6 abort violation
25	R21_VIO	1: Region 6 abort violation Region 21 abort violation status to domain 0 0: No region 5 abort violation
24	R20_VIO	1: Region 5 abort violation Region 20 abort violation status to domain 0 0: No region 4 abort violation
23	R15_VIO	1: Region 4 abort violation Region 15 abort violation status to domain 0 0: No region 7 abort violation
22	R14_VIO	1: Region 7 abort violation Region 14 abort violation status to domain 0 0: No region 6 abort violation
21	R13_VIO	1: Region 6 abort violation Region 13 abort violation status to domain 0 0: No region 5 abort violation
20	R12_VIO	1: Region 5 abort violation Region 12 abort violation status to domain 0 0: No region 4 abort violation
19	R11_VIO	1: Region 4 abort violation Region 11 abort violation status to domain 0 0: No region 3 abort violation
18	R10_VIO	1: Region 3 abort violation Region 10 abort violation status to domain 0 0: No region 2 abort violation
17	R9_VIO	1: Region 2 abort violation Region 9 abort violation status to domain 0 0: No region 1 abort violation
16	R8_VIO	1: Region 1 abort violation Region 8 abort violation status to domain 0 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding Ro_VIO status bit. Clear Ro_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 0 abort violation
15	R19_VIO	1: Region 0 abort violation Region 19 abort violation status to domain 0 0: No region 19 abort violation
14	R18_VIO	1: Region 19 abort violation Region 18 abort violation status to domain 0 0: No region 18 abort violation
13	R17_VIO	1: Region 18 abort violation Region 17 abort violation status to domain 0 0: No region 17 abort violation
12	R16_VIO	1: Region 17 abort violation Region 16 abort violation status to domain 0 0: No region 16 abort violation
9	OOB_VIO	1: Region 16 abort violation Out of range abort violation status to domain 0 0: No out of range abort violation 1: Out of range abort violation

Bit(s)	Name	Description
8	APB_VIO	APB abort violation status to domain 0 Note: Accessing EMI_MPUP is allowed in the secure mode only when Do_SEC = 1. 0: No APB abort violation 1: APB abort violation
7	R7_VIO	Region 7 abort violation status to domain 0 0: No region 7 abort violation 1: Region 7 abort violation
6	R6_VIO	Region 6 abort violation status to domain 0 0: No region 6 abort violation 1: Region 6 abort violation
5	R5_VIO	Region 5 abort violation status to domain 0 0: No region 5 abort violation 1: Region 5 abort violation
4	R4_VIO	Region 4 abort violation status to domain 0 0: No region 4 abort violation 1: Region 4 abort violation
3	R3_VIO	Region 3 abort violation status to domain 0 0: No region 3 abort violation 1: Region 3 abort violation
2	R2_VIO	Region 2 abort violation status to domain 0 0: No region 2 abort violation 1: Region 2 abort violation
1	R1_VIO	Region 1 abort violation status to domain 0 0: No region 1 abort violation 1: Region 1 abort violation
0	Ro_VIO	Region 0 abort violation status to domain 0 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding Ro_VIO status bit. Clear Ro_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 0 abort violation 1: Region 0 abort violation

102031E0 EMI MPUQ

**Memory Protection Unit Control
Registers Q**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					R23_VIO	R22_VIO	R21_VIO	R20_VIO	R15_VIO	R14_VIO	R13_VIO	R12_VIO	R11_VIO	R10_VIO	R9_VIO	R8_VIO
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19_VIO	R18_VIO	R17_VIO	R16_VIO			OOR_VIO	APB_VIO	R7_VIO	R6_VIO	R5_VIO	R4_VIO	R3_VIO	R2_VIO	R1_VIO	Ro_VIO
Type	W1C	W1C	W1C	W1C			W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27	R23_VIO	Region 23 abort violation status to domain 1 0: No region 7 abort violation

Bit(s)	Name	Description
26	R22_VIO	1: Region 7 abort violation Region 22 abort violation status to domain 1 0: No region 6 abort violation
25	R21_VIO	1: Region 6 abort violation Region 21 abort violation status to domain 1 0: No region 5 abort violation
24	R20_VIO	1: Region 5 abort violation Region 20 abort violation status to domain 1 0: No region 4 abort violation
23	R15_VIO	1: Region 4 abort violation Region 15 abort violation status to domain 1 0: No region 7 abort violation
22	R14_VIO	1: Region 7 abort violation Region 14 abort violation status to domain 1 0: No region 6 abort violation
21	R13_VIO	1: Region 6 abort violation Region 13 abort violation status to domain 1 0: No region 5 abort violation
20	R12_VIO	1: Region 5 abort violation Region 12 abort violation status to domain 1 0: No region 4 abort violation
19	R11_VIO	1: Region 4 abort violation Region 11 abort violation status to domain 1 0: No region 3 abort violation
18	R10_VIO	1: Region 3 abort violation Region 10 abort violation status to domain 1 0: No region 2 abort violation
17	R9_VIO	1: Region 2 abort violation Region 9 abort violation status to domain 1 0: No region 1 abort violation
16	R8_VIO	1: Region 1 abort violation Region 8 abort violation status to domain 1 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding Ro_VIO status bit. Clear Ro_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 0 abort violation
15	R19_VIO	1: Region 0 abort violation Region 19 abort violation status to domain 1 0: No region 19 abort violation
14	R18_VIO	1: Region 19 abort violation Region 18 abort violation status to domain 1 0: No region 18 abort violation
13	R17_VIO	1: Region 18 abort violation Region 17 abort violation status to domain 1 0: No region 17 abort violation
12	R16_VIO	1: Region 17 abort violation Region 16 abort violation status to domain 1 0: No region 16 abort violation
9	OOR_VIO	1: Region 16 abort violation Out of range abort violation status to domain 1 0: No out of range abort violation 1: Out of range abort violation

Bit(s)	Name	Description
8	APB_VIO	APB abort violation status to domain 1 Note: Accessing EMI_MPUQ is allowed in the secure mode only when D1_SEC = 1. 0: No APB abort violation 1: APB abort violation
7	R7_VIO	Region 7 abort violation status to domain 1 0: No region 7 abort violation 1: Region 7 abort violation
6	R6_VIO	Region 6 abort violation status to domain 1 0: No region 6 abort violation 1: Region 6 abort violation
5	R5_VIO	Region 5 abort violation status to domain 1 0: No region 5 abort violation 1: Region 5 abort violation
4	R4_VIO	Region 4 abort violation status to domain 1 0: No region 4 abort violation 1: Region 4 abort violation
3	R3_VIO	Region 3 abort violation status to domain 1 0: No region 3 abort violation 1: Region 3 abort violation
2	R2_VIO	Region 2 abort violation status to domain 1 0: No region 2 abort violation 1: Region 2 abort violation
1	R1_VIO	Region 1 abort violation status to domain 1 0: No region 1 abort violation 1: Region 1 abort violation
0	Ro_VIO	Region 0 abort violation status to domain 1 0: No region 0 abort violation 1: Region 0 abort violation

102031E8 EMI_MPUR

**Memory Protection Unit Control
Registers R**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					R23_VIO	R22_VIO	R21_VIO	R20_VIO	R15_VIO	R14_VIO	R13_VIO	R12_VIO	R11_VIO	R10_VIO	R9_VIO	R8_VIO
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19_VIO	R18_VIO	R17_VIO	R16_VIO			OOR_VIO	APB_VIO	R7_VIO	R6_VIO	R5_VIO	R4_VIO	R3_VIO	R2_VIO	R1_VIO	Ro_VIO
Type	W1C	W1C	W1C	W1C			W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27	R23_VIO	Region 23 abort violation status to domain 2 0: No region 7 abort violation 1: Region 7 abort violation
26	R22_VIO	Region 22 abort violation status to domain 2 0: No region 6 abort violation 1: Region 6 abort violation
25	R21_VIO	Region 21 abort violation status to domain 2 0: No region 5 abort violation 1: Region 5 abort violation

Bit(s)	Name	Description
24	R20_VIO	Region 20 abort violation status to domain 2 0: No region 4 abort violation 1: Region 4 abort violation
23	R15_VIO	Region 15 abort violation status to domain 2 0: No region 7 abort violation 1: Region 7 abort violation
22	R14_VIO	Region 14 abort violation status to domain 2 0: No region 6 abort violation 1: Region 6 abort violation
21	R13_VIO	Region 13 abort violation status to domain 2 0: No region 5 abort violation 1: Region 5 abort violation
20	R12_VIO	Region 12 abort violation status to domain 2 0: No region 4 abort violation 1: Region 4 abort violation
19	R11_VIO	Region 11 abort violation status to domain 2 0: No region 3 abort violation 1: Region 3 abort violation
18	R10_VIO	Region 10 abort violation status to domain 2 0: No region 2 abort violation 1: Region 2 abort violation
17	R9_VIO	Region 9 abort violation status to domain 2 0: No region 1 abort violation 1: Region 1 abort violation
16	R8_VIO	Region 8 abort violation status to domain 2 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding Ro_VIO status bit. Clear Ro_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 0 abort violation 1: Region 0 abort violation
15	R19_VIO	Region 19 abort violation status to domain 2 0: No region 19 abort violation 1: Region 19 abort violation
14	R18_VIO	Region 18 abort violation status to domain 2 0: No region 18 abort violation 1: Region 18 abort violation
13	R17_VIO	Region 17 abort violation status to domain 2 0: No region 17 abort violation 1: Region 17 abort violation
12	R16_VIO	Region 16 abort violation status to domain 2 0: No region 16 abort violation 1: Region 16 abort violation
9	OOR_VIO	Out of range abort violation status to domain 2 0: No out of range abort violation 1: Out of range abort violation
8	APB_VIO	APB abort violation status to domain 2 Note: Accessing EMI_MPUR is allowed in the secure mode only when D2_SEC = 1. 0: No APB abort violation 1: APB abort violation
7	R7_VIO	Region 7 abort violation status to domain 2 0: No region 7 abort violation

Bit(s)	Name	Description
6	R6_VIO	1: Region 7 abort violation Region 6 abort violation status to domain 2 0: No region 6 abort violation
5	R5_VIO	1: Region 6 abort violation Region 5 abort violation status to domain 2 0: No region 5 abort violation
4	R4_VIO	1: Region 5 abort violation Region 4 abort violation status to domain 2 0: No region 4 abort violation
3	R3_VIO	1: Region 4 abort violation Region 3 abort violation status to domain 2 0: No region 3 abort violation
2	R2_VIO	1: Region 3 abort violation Region 2 abort violation status to domain 2 0: No region 2 abort violation
1	R1_VIO	1: Region 2 abort violation Region 1 abort violation status to domain 2 0: No region 1 abort violation
0	Ro_VIO	1: Region 1 abort violation Region 0 abort violation status to domain 2 0: No region 0 abort violation

102031Fo EMI MPUS Memory Protection Unit Control Registers S 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLR		R_VIO	W_VIO			FIX_ABORT	APB_ABORT	DOMAIN_ID			REGION_ABORT				
Type	WO		RO	RO			RO	RO	RO			RO				
Reset	0		0	0			0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			MASTER_ID													
Type			RO													
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	CLR	Clears debugging information 0: No action 1: Clear debugging information
29	R_VIO	Read violation 0: Abort is not caused by a READ violation. 1: Abort is caused by a READ violation.
28	W_VIO	Write violation 0: Abort is not caused by a WRITE violation. 1: Abort is caused by a WRITE violation.
25	FIX_ABORT	Indicates if fix transaction violation causes the abort 0: Abort is not caused by a APB violation. 1: Abort is caused by a APB violation.
24	APB_ABORT	Indicates if APB violation causes the abort 0: Abort is not caused by a APB violation. 1: Abort is caused by a APB violation.
23:21	DOMAIN_ID	Violation domain ID

Bit(s) Name	Description
00:0	Domain 0 violation
01:0	Domain 1 violation
10:0	Domain 2 violation
11:0	Domain 3 violation
11:0	Reserved
20:16 REGION_ABORT	Violated region 0: Region 0 is violated. 1: Region 1 is violated. 2: Region 2 is violated. ... 19: Region 19 is violated.
13:0 MASTER_ID	Records the violation master ID {AXI ID, Port ID} AXI ID: 13 bits Port ID: 3 bits Bit 115 at 0x1f0[27:26]

102031F8 EMI_MPUT Memory Protection Unit Control Registers T 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MPU_ERROR_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MPU_ERROR_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 MPU_ERROR_ADDR	Violation address If the violation comes from APB, the violation address will record the register offset value. Note: EMI_MPUS and EMI_MPUT are allowed to be cleared in the secure mode when Do_SEC = 1 or D1_SEC = 1 or D2_SEC = 1.

10203220 EMI_MPUY Memory Protection Unit Control Registers Y 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					R23_VIO	R22_VIO	R21_VIO	R20_VIO	R15_VIO	R14_VIO	R13_VIO	R12_VIO	R11_VIO	R10_VIO	R9_VIO	R8_VIO
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19_VIO	R18_VIO	R17_VIO	R16_VIO			OOR_VIO	APB_VIO	R7_VIO	R6_VIO	R5_VIO	R4_VIO	R3_VIO	R2_VIO	R1_VIO	Ro_VIO
Type	W1C	W1C	W1C	W1C			W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
27 R23_VIO	Region 23 abort violation status to domain 3 0: No region 7 abort violation

Bit(s)	Name	Description
26	R22_VIO	1: Region 7 abort violation Region 22 abort violation status to domain 3 0: No region 6 abort violation
25	R21_VIO	1: Region 6 abort violation Region 21 abort violation status to domain 3 0: No region 5 abort violation
24	R20_VIO	1: Region 5 abort violation Region 20 abort violation status to domain 3 0: No region 4 abort violation
23	R15_VIO	1: Region 4 abort violation Region 15 abort violation status to domain 3 0: No region 7 abort violation
22	R14_VIO	1: Region 7 abort violation Region 14 abort violation status to domain 3 0: No region 6 abort violation
21	R13_VIO	1: Region 6 abort violation Region 13 abort violation status to domain 3 0: No region 5 abort violation
20	R12_VIO	1: Region 5 abort violation Region 12 abort violation status to domain 3 0: No region 4 abort violation
19	R11_VIO	1: Region 4 abort violation Region 11 abort violation status to domain 3 0: No region 3 abort violation
18	R10_VIO	1: Region 3 abort violation Region 10 abort violation status to domain 3 0: No region 2 abort violation
17	R9_VIO	1: Region 2 abort violation Region 9 abort violation status to domain 3 0: No region 1 abort violation
16	R8_VIO	1: Region 1 abort violation Region 8 abort violation status to domain 3 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding Ro_VIO status bit. Clear Ro_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 0 abort violation
15	R19_VIO	1: Region 0 abort violation Region 19 abort violation status to domain 3 0: No region 19 abort violation
14	R18_VIO	1: Region 19 abort violation Region 18 abort violation status to domain 3 0: No region 18 abort violation
13	R17_VIO	1: Region 18 abort violation Region 17 abort violation status to domain 3 0: No region 17 abort violation
12	R16_VIO	1: Region 17 abort violation Region 16 abort violation status to domain 3 0: No region 16 abort violation
9	OOR_VIO	1: Region 16 abort violation Out of range abort violation status to domain 3 0: No out of range abort violation 1: Out of range abort violation

Bit(s)	Name	Description
8	APB_VIO	APB abort violation status to domain 3 Note: EMI_MPUR is allowed to be accessed in the secure mode only when D2_SEC = 1. 0: No APB abort violation 1: APB abort violation
7	R7_VIO	Region 7 abort violation status to domain 3 0: No region 7 abort violation 1: Region 7 abort violation
6	R6_VIO	Region 6 abort violation status to domain 3 0: No region 6 abort violation 1: Region 6 abort violation
5	R5_VIO	Region 5 abort violation status to domain 3 0: No region 5 abort violation 1: Region 5 abort violation
4	R4_VIO	Region 4 abort violation status to domain 3 0: No region 4 abort violation 1: Region 4 abort violation
3	R3_VIO	Region 3 abort violation status to domain 3 0: No region 3 abort violation 1: Region 3 abort violation
2	R2_VIO	Region 2 abort violation status to domain 3 0: No region 2 abort violation 1: Region 2 abort violation
1	R1_VIO	Region 1 abort violation status to domain 3 0: No region 1 abort violation 1: Region 1 abort violation
0	Ro_VIO	Region 0 abort violation status to domain 3 0: No region 0 abort violation 1: Region 0 abort violation

102032D8 EMI_MPUP2

**Memory Protection Unit Control
Registers P**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					R23_VIO	R22_VIO	R21_VIO	R20_VIO	R15_VIO	R14_VIO	R13_VIO	R12_VIO	R11_VIO	R10_VIO	R9_VIO	R8_VIO
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19_VIO	R18_VIO	R17_VIO	R16_VIO			OOR_VIO	APB_VIO	R7_VIO	R6_VIO	R5_VIO	R4_VIO	R3_VIO	R2_VIO	R1_VIO	Ro_VIO
Type	W1C	W1C	W1C	W1C			W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27	R23_VIO	Region 23 abort violation status to domain 4 0: No region 7 abort violation 1: Region 7 abort violation
26	R22_VIO	Region 22 abort violation status to domain 4 0: No region 6 abort violation 1: Region 6 abort violation
25	R21_VIO	Region 21 abort violation status to domain 4 0: No region 5 abort violation 1: Region 5 abort violation

Bit(s)	Name	Description
24	R20_VIO	Region 20 abort violation status to domain 4 0: No region 4 abort violation 1: Region 4 abort violation
23	R15_VIO	Region 15 abort violation status to domain 4 0: No region 15 abort violation 1: Region 15 abort violation
22	R14_VIO	Region 14 abort violation status to domain 4 0: No region 14 abort violation 1: Region 14 abort violation
21	R13_VIO	Region 13 abort violation status to domain 4 0: No region 13 abort violation 1: Region 13 abort violation
20	R12_VIO	Region 12 abort violation status to domain 4 0: No region 12 abort violation 1: Region 12 abort violation
19	R11_VIO	Region 11 abort violation status to domain 4 0: No region 11 abort violation 1: Region 11 abort violation
18	R10_VIO	Region 10 abort violation status to domain 4 0: No region 10 abort violation 1: Region 10 abort violation
17	R9_VIO	Region 9 abort violation status to domain 4 0: No region 9 abort violation 1: Region 9 abort violation
16	R8_VIO	Region 8 abort violation status to domain 4 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding R8_VIO status bit. Clear R8_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 8 abort violation 1: Region 8 abort violation
15	R19_VIO	Region 19 abort violation status to domain 0 0: No region 19 abort violation 1: Region 19 abort violation
14	R18_VIO	Region 18 abort violation status to domain 0 0: No region 18 abort violation 1: Region 18 abort violation
13	R17_VIO	Region 17 abort violation status to domain 0 0: No region 17 abort violation 1: Region 17 abort violation
12	R16_VIO	Region 16 abort violation status to domain 0 0: No region 16 abort violation 1: Region 16 abort violation
9	OOR_VIO	Out of range abort violation status to domain 4 0: No out of range abort violation 1: Out of range abort violation
8	APB_VIO	APB abort violation status to domain 4 Note: Accessing EMI_MPUP2 is allowed in the secure mode only when D4_SEC = 1. 0: No APB abort violation 1: APB abort violation
7	R7_VIO	Region 7 abort violation status to domain 4 0: No region 7 abort violation

Bit(s)	Name	Description
6	R6_VIO	1: Region 7 abort violation Region 6 abort violation status to domain 4 0: No region 6 abort violation
5	R5_VIO	1: Region 6 abort violation Region 5 abort violation status to domain 4 0: No region 5 abort violation
4	R4_VIO	1: Region 5 abort violation Region 4 abort violation status to domain 4 0: No region 4 abort violation
3	R3_VIO	1: Region 4 abort violation Region 3 abort violation status to domain 4 0: No region 3 abort violation
2	R2_VIO	1: Region 3 abort violation Region 2 abort violation status to domain 4 0: No region 2 abort violation
1	R1_VIO	1: Region 2 abort violation Region 1 abort violation status to domain 4 0: No region 1 abort violation
0	Ro_VIO	1: Region 1 abort violation region 0 abort violation status to domain 4 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding Ro_VIO status bit. Clear Ro_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 0 abort violation 1: Region 0 abort violation

102032E0 EMI MPUQ2 Memory Protection Unit Control Registers Q 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					R23_VIO	R22_VIO	R21_VIO	R20_VIO	R15_VIO	R14_VIO	R13_VIO	R12_VIO	R11_VIO	R10_VIO	R9_VIO	R8_VIO
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19_VIO	R18_VIO	R17_VIO	R16_VIO			OOR_VIO	APB_VIO	R7_VIO	R6_VIO	R5_VIO	R4_VIO	R3_VIO	R2_VIO	R1_VIO	Ro_VIO
Type	W1C	W1C	W1C	W1C			W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27	R23_VIO	Region 23 abort violation status to domain 5 0: No region 7 abort violation 1: Region 7 abort violation
26	R22_VIO	Region 22 abort violation status to domain 5 0: No region 6 abort violation 1: Region 6 abort violation
25	R21_VIO	Region 21 abort violation status to domain 5 0: No region 5 abort violation 1: Region 5 abort violation

Bit(s)	Name	Description
24	R20_VIO	Region 20 abort violation status to domain 5 0: No region 4 abort violation 1: Region 4 abort violation
23	R15_VIO	Region 15 abort violation status to domain 5 0: No region 15 abort violation 1: Region 15 abort violation
22	R14_VIO	Region 14 abort violation status to domain 5 0: No region 14 abort violation 1: Region 14 abort violation
21	R13_VIO	Region 13 abort violation status to domain 5 0: No region 13 abort violation 1: Region 13 abort violation
20	R12_VIO	Region 12 abort violation status to domain 5 0: No region 12 abort violation 1: Region 12 abort violation
19	R11_VIO	Region 11 abort violation status to domain 5 0: No region 11 abort violation 1: Region 11 abort violation
18	R10_VIO	Region 10 abort violation status to domain 5 0: No region 10 abort violation 1: Region 10 abort violation
17	R9_VIO	Region 9 abort violation status to domain 5 0: No region 9 abort violation 1: Region 9 abort violation
16	R8_VIO	Region 8 abort violation status to domain 5 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding R8_VIO status bit. Clear R8_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 8 abort violation 1: Region 8 abort violation
15	R19_VIO	Region 19 abort violation status to domain 0 0: No region 19 abort violation 1: Region 19 abort violation
14	R18_VIO	Region 18 abort violation status to domain 0 0: No region 18 abort violation 1: Region 18 abort violation
13	R17_VIO	Region 17 abort violation status to domain 0 0: No region 17 abort violation 1: Region 17 abort violation
12	R16_VIO	Region 16 abort violation status to domain 0 0: No region 16 abort violation 1: Region 16 abort violation
9	OOR_VIO	Out of range abort violation status to domain 5 0: No out of range abort violation 1: Out of range abort violation
8	APB_VIO	APB abort violation status to domain 5 Note: Accessing EMI_MPUP2 is allowed in the secure mode only when D4_SEC = 1. 0: No APB abort violation 1: APB abort violation
7	R7_VIO	Region 7 abort violation status to domain 5 0: No region 7 abort violation

Bit(s)	Name	Description
6	R6_VIO	1: Region 7 abort violation Region 6 abort violation status to domain 5 0: No region 6 abort violation
5	R5_VIO	1: Region 6 abort violation Region 5 abort violation status to domain 5 0: No region 5 abort violation
4	R4_VIO	1: Region 5 abort violation Region 4 abort violation status to domain 5 0: No region 4 abort violation
3	R3_VIO	1: Region 4 abort violation Region 3 abort violation status to domain 5 0: No region 3 abort violation
2	R2_VIO	1: Region 3 abort violation Region 2 abort violation status to domain 5 0: No region 2 abort violation
1	R1_VIO	1: Region 2 abort violation Region 1 abort violation status to domain 5 0: No region 1 abort violation
0	Ro_VIO	1: Region 1 abort violation Region 0 abort violation status to domain 5 0: No region 0 abort violation

102032E8 EMI_MPUR2 **Memory Protection Unit Control** **00000000**
Registers R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					R23_VIO	R22_VIO	R21_VIO	R20_VIO	R15_VIO	R14_VIO	R13_VIO	R12_VIO	R11_VIO	R10_VIO	R9_VIO	R8_VIO
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19_VIO	R18_VIO	R17_VIO	R16_VIO			OOR_VIO	APB_VIO	R7_VIO	R6_VIO	R5_VIO	R4_VIO	R3_VIO	R2_VIO	R1_VIO	Ro_VIO
Type	W1C	W1C	W1C	W1C			W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27	R23_VIO	Region 23 abort violation status to domain 6 0: No region 7 abort violation 1: Region 7 abort violation
26	R22_VIO	Region 22 abort violation status to domain 6 0: No region 6 abort violation 1: Region 6 abort violation
25	R21_VIO	Region 21 abort violation status to domain 6 0: No region 5 abort violation 1: Region 5 abort violation
24	R20_VIO	Region 20 abort violation status to domain 6 0: No region 4 abort violation 1: Region 4 abort violation
23	R15_VIO	Region 15 abort violation status to domain 6 0: No region 15 abort violation 1: Region 15 abort violation
22	R14_VIO	Region 14 abort violation status to domain 6

Bit(s)	Name	Description
21	R13_VIO	0: No region 14 abort violation 1: Region 14 abort violation Region 13 abort violation status to domain 6 0: No region 13 abort violation 1: Region 13 abort violation
20	R12_VIO	0: No region 12 abort violation 1: Region 12 abort violation Region 12 abort violation status to domain 6 0: No region 12 abort violation 1: Region 12 abort violation
19	R11_VIO	0: No region 11 abort violation 1: Region 11 abort violation Region 11 abort violation status to domain 6 0: No region 11 abort violation 1: Region 11 abort violation
18	R10_VIO	0: No region 10 abort violation 1: Region 10 abort violation Region 10 abort violation status to domain 6 0: No region 10 abort violation 1: Region 10 abort violation
17	R9_VIO	0: No region 9 abort violation 1: Region 9 abort violation Region 9 abort violation status to domain 6 0: No region 9 abort violation 1: Region 9 abort violation
16	R8_VIO	0: No region 8 abort violation 1: Region 8 abort violation Region 8 abort violation status to domain 6 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding R8_VIO status bit. Clear R8_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 8 abort violation 1: Region 8 abort violation
15	R19_VIO	0: No region 19 abort violation 1: Region 19 abort violation Region 19 abort violation status to domain 0 0: No region 19 abort violation 1: Region 19 abort violation
14	R18_VIO	0: No region 18 abort violation 1: Region 18 abort violation Region 18 abort violation status to domain 0 0: No region 18 abort violation 1: Region 18 abort violation
13	R17_VIO	0: No region 17 abort violation 1: Region 17 abort violation Region 17 abort violation status to domain 0 0: No region 17 abort violation 1: Region 17 abort violation
12	R16_VIO	0: No region 16 abort violation 1: Region 16 abort violation Region 16 abort violation status to domain 0 0: No region 16 abort violation 1: Region 16 abort violation
9	OOR_VIO	0: No out of range abort violation 1: Out of range abort violation Out of range abort violation status to domain 6 0: No out of range abort violation 1: Out of range abort violation
8	APB_VIO	0: No APB abort violation 1: APB abort violation APB abort violation status to domain 6 Note: Accessing EMI_MPUR2 is allowed in the secure mode only when D6_SEC = 1. 0: No APB abort violation 1: APB abort violation
7	R7_VIO	0: No region 7 abort violation 1: Region 7 abort violation Region 7 abort violation status to domain 6 0: No region 7 abort violation 1: Region 7 abort violation
6	R6_VIO	0: No region 6 abort violation 1: Region 6 abort violation Region 6 abort violation status to domain 6 0: No region 6 abort violation 1: Region 6 abort violation
5	R5_VIO	0: No region 5 abort violation 1: Region 5 abort violation Region 5 abort violation status to domain 6 0: No region 5 abort violation 1: Region 5 abort violation

Bit(s)	Name	Description
4	R4_VIO	Region 4 abort violation status to domain 6 0: No region 4 abort violation 1: Region 4 abort violation
3	R3_VIO	Region 3 abort violation status to domain 6 0: No region 3 abort violation 1: Region 3 abort violation
2	R2_VIO	Region 2 abort violation status to domain 6 0: No region 2 abort violation 1: Region 2 abort violation
1	R1_VIO	Region 1 abort violation status to domain 6 0: No region 1 abort violation 1: Region 1 abort violation
0	Ro_VIO	Region 0 abort violation status to domain 6 0: No region 0 abort violation 1: Region 0 abort violation

10203320 **EMI MPUY2** Memory Protection Unit Control Registers Y 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					R23_VIO	R22_VIO	R21_VIO	R20_VIO	R15_VIO	R14_VIO	R13_VIO	R12_VIO	R11_VIO	R10_VIO	R9_VIO	R8_VIO
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	R19_VIO	R18_VIO	R17_VIO	R16_VIO			OOR_VIO	APB_VIO	R7_VIO	R6_VIO	R5_VIO	R4_VIO	R3_VIO	R2_VIO	R1_VIO	Ro_VIO
Type	W1C	W1C	W1C	W1C			W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0			0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27	R23_VIO	Region 23 abort violation status to domain 7 0: No region 7 abort violation 1: Region 7 abort violation
26	R22_VIO	Region 22 abort violation status to domain 7 0: No region 6 abort violation 1: Region 6 abort violation
25	R21_VIO	Region 21 abort violation status to domain 7 0: No region 5 abort violation 1: Region 5 abort violation
24	R20_VIO	Region 20 abort violation status to domain 7 0: No region 4 abort violation 1: Region 4 abort violation
23	R15_VIO	Region 15 abort violation status to domain 7 0: No region 15 abort violation 1: Region 15 abort violation
22	R14_VIO	Region 14 abort violation status to domain 7 0: No region 14 abort violation 1: Region 14 abort violation
21	R13_VIO	Region 13 abort violation status to domain 7 0: No region 13 abort violation 1: Region 13 abort violation
20	R12_VIO	Region 12 abort violation status to domain 7 0: No region 12 abort violation

Bit(s)	Name	Description
19	R11_VIO	1: Region 12 abort violation Region 11 abort violation status to domain 7 0: No region 11 abort violation
18	R10_VIO	1: Region 11 abort violation Region 10 abort violation status to domain 7 0: No region 10 abort violation
17	R9_VIO	1: Region 10 abort violation Region 9 abort violation status to domain 7 0: No region 9 abort violation
16	R8_VIO	1: Region 9 abort violation Region 8 abort violation status to domain 7 EMI will first record the unmasked device abort information at EMI_MPUS and EMI_MPUT if unmasked and set up the corresponding R8_VIO status bit. Clear R8_VIO for EMI to record the next violation status. When multiple violations occur, the corresponding Do_VIO_STA status bit will be set. However, only the device abort information will be recorded at VIO_DBGx, and its content will not be changed until the software clears it. 0: No region 8 abort violation
15	R19_VIO	1: Region 8 abort violation Region 19 abort violation status to domain 0 0: No region 19 abort violation
14	R18_VIO	1: Region 19 abort violation Region 18 abort violation status to domain 0 0: No region 18 abort violation
13	R17_VIO	1: Region 18 abort violation Region 17 abort violation status to domain 0 0: No region 17 abort violation
12	R16_VIO	1: Region 17 abort violation Region 16 abort violation status to domain 0 0: No region 16 abort violation
9	OOR_VIO	1: Region 16 abort violation Out of range abort violation status to domain 7 0: No out of range abort violation
8	APB_VIO	1: Out of range abort violation APB abort violation status to domain 7 Note: Accessing EMI_MPUR2 is allowed in the secure mode only when D6_SEC = 1. 0: No APB abort violation
7	R7_VIO	1: APB abort violation Region 7 abort violation status to domain 7 0: No region 7 abort violation
6	R6_VIO	1: Region 7 abort violation Region 6 abort violation status to domain 7 0: No region 6 abort violation
5	R5_VIO	1: Region 6 abort violation Region 5 abort violation status to domain 7 0: No region 5 abort violation
4	R4_VIO	1: Region 5 abort violation Region 4 abort violation status to domain 7 0: No region 4 abort violation
3	R3_VIO	1: Region 4 abort violation Region 3 abort violation status to domain 7 0: No region 3 abort violation
2	R2_VIO	1: Region 3 abort violation Region 2 abort violation status to domain 7

Bit(s)	Name	Description
1	R1_VIO	0: No region 2 abort violation 1: Region 2 abort violation Region 1 abort violation status to domain 7
0	Ro_VIO	0: No region 1 abort violation 1: Region 1 abort violation Region 0 abort violation status to domain 7
		0: No region 0 abort violation 1: Region 0 abort violation

10203400 EMI_BMEN **EMI Bus Monitor Control Registers** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL_TRANS_TYPE								SEL_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								BC_OVERRUN			BUS_MON_RW	IDLE_DIS	BUS_MON_STP	BUS_MON_PAUSE	BUS_MON_EN	
Type								RO			RW	RW	RO	RW	RW	
Reset								0			0	0	0	0	0	0

Bit(s)	Name	Description
31:24	SEL_TRANS_TYPE	Uses SEL_MASTER (EMI_BMEN[30:16]) to select transaction type to be recorded The result can be read from EMI_TTYPE1. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL_TRANS_TYPE[3:0]: 0000 ~ 1111 1-beat ~ 16-beat SEL_TRANS_TYPE[6:4]: 000 ~ 100 1/2/4/8/16-byte SEL_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16	SEL_MASTER	Monitors selected masters (master 0 ~ 7) EMI_BMEN[16]: ARM 0 EMI_BMEN[17]: ARM 1 EMI_BMEN[18]: MM 1 EMI_BMEN[19]: MDMCU EMI_BMEN[20]: MDHW EMI_BMEN[21]: MM 0 EMI_BMEN[22]: Peripheral EMI_BMEN[23]: GPU
8	BC_OVERRUN	Bus counter (BUSCYC_CNT, WORD_ALL_CNT, BUSY_CNT)
5:4	BUS_MON_RW	Bus monitor for read/write 00: Monitor read/write transactions 01: Monitor only read transactions 10: Monitor only write transactions 11: Monitor read/write transactions
3	IDLE_DIS	1: EMI idle force to 0. When SW wants to clear bus monitor, set IDLE_DIS=1, BUS_MON_EN=0 and set IDLE_DIS=0.
2	BUS_MON_STP	Pauses monitor circuit is stop
1	BUS_MON_PAUSE	Pauses monitor circuit When SW configure this bit, SW should: 1. Turn off EMI and infra DCM, or 2. Dummy read DDR



Bit(s) Name	Description
0 BUS_MON_EN	<p>0: Does not pause 1: Pause</p> <p>Enables monitor circuit When disabled, all monitor counters will be cleared. When SW configure this bit, SW should:</p> <ol style="list-style-type: none"> Turn off EMI and infra DCM, or Dummy read DDR <p>0: Disable 1: Enable</p>

10203404 EMI BSTP **EMI Bus Monitor Auto Stop Count** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUSCYC_STOP															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUSCYC_STOP															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BUSCYC_STOP	<p>When bus cycle count equal CUSCYC_STOP, all counters will stop automatically. If BUSCYC_STOP set to 0, the counter cannot be stopped automatically.</p>

10203408 EMI BCNT **EMI 3rd Double-word Counter of Selected Masters** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUSCYC_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUSCYC_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BUSCYC_CNT	<p>Bus cycle counter Keeps to the maximum when reached. This counter is counted by a DCM clock. Thus the absolute time referred to this counter will be affected under the idle mode, during which the EMI clock is gated.</p>

10203410 EMI TACT **EMI 4th Double-Word Counter of Selected Masters** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TRANS_ALL_CNT															

Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WORD_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 WORD_CNT	First counter for access amount (unit: double words, 8-byte) to EMI of selected masters (master 0 ~ 6) Keeps to the maximum when reached.

10203430 EMI_BACT **EMI 4th Double-Word Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BAND_WORD_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BAND_WORD_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BAND_WORD_CNT	Bandwidth counter for access amount (unit: double words, 16-byte) to EMI of selected masters (master 0 ~ 6) Will keep to the maximum when reached. If the EMI clock and DRAM clock is 1:1, one EMI cycle will represent 8 bytes. If the EMI clock and DRAM clock is 1:2, one EMI cycle will represent 16 bytes.

10203438 EMI_BSCT **EMI 3rd Double-word Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	OVERHEAD_WORD_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	OVERHEAD_WORD_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 OVERHEAD_WORD_CNT	Overhead counter for access amount (unit: double words, 8-byte) to EMI of selected masters (master 0 ~ 6) Will keep to the maximum when reached. When the EMI clock and DRAM clock is 1:1, one EMI cycle will represent 8 bytes. When the EMI clock and DRAM clock is 1:2, one EMI cycle will represent 16 bytes.

Bit(s)	Name	Description														
10203440	EMI_MSEL	EMI 4th Double-Word Counter of Selected Masters 00000000														
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
Name	SEL3_TRANS_TYPE								SEL3_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Name	SEL2_TRANS_TYPE								SEL2_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	SEL3_TRANS_TYPE	Uses SEL3_TRANS_TYPE + SEL3_MASTER (EMI_MSEL[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE3. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL3_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL3_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL3_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16	SEL3_MASTER	Monitors the selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT3, EMI_WSCT3, EMI_TTYPE3)
15:8	SEL2_TRANS_TYPE	Uses SEL2_TRANS_TYPE + SEL2_MASTER (EMI_MSEL[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE2. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL2_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL2_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL2_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
7:0	SEL2_MASTER	Monitors the selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT2, EMI_WSCT2, EMI_TTYPE2)

Bit(s)	Name	Description														
10203448	EMI_TSCT2	EMI 4th Double-Word Counter of Selected Masters 00000000														
Bit	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
Name	TRANS2_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															
Name	TRANS2_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TRANS2_CNT	2nd counter for transactions of selected masters (master 0 ~ 6)

Bit(s) Name	Description
	Will keep to the maximum when reached.

10203450 EMI_TSCT3 **EMI 3rd Double-word Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TRANS3_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TRANS3_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TRANS3_CNT	3rd counter for transactions of selected masters (master 0 ~ 6) Will keep to the maximum when reached.

10203458 EMI_WSCT2 **EMI 4th Double-Word Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WORD2_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WORD2_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 WORD2_CNT	2nd counter for access amount (unit: double words, 8-byte) to EMI of selected masters (master 0 ~ 6) Will keep to the maximum when reached.

10203460 EMI_WSCT3 **EMI 3rd Double-word Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WORD3_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WORD3_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s) Name	Description
31:0 WORD3_CNT	3rd counter for access amount (unit: double words, 8-byte) to EMI of selected masters (master 0 ~ 6) Will keep to the maximum when reached.

10203464 EMI_WSCT4 **EMI 4th Double-Word Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WORD4_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WORD4_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 WORD4_CNT	4th counter for access amount (unit: double words, 8-byte) to EMI of selected masters (master 0 ~ 6) Will keep to the maximum when reached.

10203468 EMI_MSEL2 **EMI Master Selection for 4th and 5th Counters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL5_TRANS_TYPE								SEL5_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL4_TRANS_TYPE								SEL4_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:24 SEL5_TRANS_TYPE	Uses SEL5_TRANS_TYPE + SEL5_MASTER (EMI_MSEL2[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE5. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL5_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL5_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL5_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16 SEL5_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT5, EMI_WSCT5, EMI_TTYPE5)
15:8 SEL4_TRANS_TYPE	Uses SEL4_TRANS_TYPE + SEL4_MASTER (EMI_MSEL2[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE4. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL4_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL4_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte

Bit(s) Name	Description
7:0 SEL4_MASTER	SEL4_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT4, EMI_WSCT4, EMI_TTYPE4)

10203470 EMI_MSEL3

EMI Master Selection for 6th and 7th Counters

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL7_TRANS_TYPE								SEL7_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL6_TRANS_TYPE								SEL6_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:24 SEL7_TRANS_TYPE	Uses SEL7_TRANS_TYPE + SEL7_MASTER (EMI_MSEL3[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE7. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL7_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL7_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL7_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16 SEL7_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT7, EMI_WSCT7, EMI_TTYPE7)
15:8 SEL6_TRANS_TYPE	Uses SEL6_TRANS_TYPE + SEL6_MASTER (EMI_MSEL3[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE6. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL6_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL6_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL6_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
7:0 SEL6_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT6, EMI_WSCT6, EMI_TTYPE6)

10203478 EMI_MSEL4

EMI Master Selection for 8th and 9th Counters

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL9_TRANS_TYPE								SEL9_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL8_TRANS_TYPE								SEL8_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	SEL9_TRANS_TYPE	Uses SEL9_TRANS_TYPE + SEL9_MASTER (EMI_MSEL4[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE9. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL9_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL9_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL9_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16	SEL9_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT9, EMI_WSCT9, EMI_TTYPE9)
15:8	SEL8_TRANS_TYPE	Uses SEL8_TRANS_TYPE + SEL8_MASTER (EMI_MSEL4[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE8. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL8_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL8_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL8_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
7:0	SEL8_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT8, EMI_WSCT8, EMI_TTYPE8)

10203480 EMI_MSEL5 EMI Master Selection for 10th and 11th Counters 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL11_TRANS_TYPE								SEL11_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL10_TRANS_TYPE								SEL10_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	SEL11_TRANS_TYPE	Uses SEL11_TRANS_TYPE + SEL11_MASTER (EMI_MSEL5[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE11. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL11_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL11_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL11_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16	SEL11_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT11, EMI_WSCT11, EMI_TTYPE11)
15:8	SEL10_TRANS_TYPE	Uses SEL10_TRANS_TYPE + SEL10_MASTER (EMI_MSEL5[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE10. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL10_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat

Bit(s) Name	Description
7:0 SEL10_MASTER	SEL10_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL10_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT10, EMI_WSCT10, EMI_TTYPE10)

10203488 EMI_MSEL6 **EMI Master Selection for 12th and 13th Counters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL13_TRANS_TYPE								SEL13_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL12_TRANS_TYPE								SEL12_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:24 SEL13_TRANS_TYPE	Uses SEL13_TRANS_TYPE + SEL13_MASTER (EMI_MSEL6[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE13. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL13_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL13_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL13_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16 SEL13_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT13, EMI_WSCT13, EMI_TTYPE13)
15:8 SEL12_TRANS_TYPE	Uses SEL12_TRANS_TYPE + SEL12_MASTER (EMI_MSEL6[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE12. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL12_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL12_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL12_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
7:0 SEL12_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT12, EMI_WSCT12, EMI_TTYPE12)

10203490 EMI_MSEL7 **EMI Master Selection for 14th and 15th Counters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL15_TRANS_TYPE								SEL15_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL14_TRANS_TYPE								SEL14_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	SEL15_TRANS_TYPE	Uses SEL15_TRANS_TYPE + SEL15_MASTER (EMI_MSEL7[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE15. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL15_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL15_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL15_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16	SEL15_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT15, EMI_WSCT15, EMI_TTYPE15)
15:8	SEL14_TRANS_TYPE	Uses SEL14_TRANS_TYPE + SEL14_MASTER (EMI_MSEL7[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE14. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL14_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL14_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL14_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
7:0	SEL14_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT14, EMI_WSCT14, EMI_TTYPE14)

10203498 EMI_MSEL8

EMI Master Selection for 16th and 17th Counters

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL17_TRANS_TYPE								SEL17_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL16_TRANS_TYPE								SEL16_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	SEL17_TRANS_TYPE	Uses SEL17_TRANS_TYPE + SEL17_MASTER (EMI_MSEL8[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE17. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL17_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL17_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL17_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR
23:16	SEL17_MASTER	Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT17, EMI_WSCT17, EMI_TTYPE17)
15:8	SEL16_TRANS_TYPE	Uses SEL16_TRANS_TYPE + SEL16_MASTER (EMI_MSEL8[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE16. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]).

Bit(s) Name	Description
7:0 SEL16_MASTER	<p>SEL16_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL16_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL16_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT16, EMI_WSCT16, EMI_TTYPE16)</p>

102034A0 EMI_MSEL9 EMI Master Selection for 18th and 19th Counters 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL19_TRANS_TYPE								SEL19_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL18_TRANS_TYPE								SEL18_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:24 SEL19_TRANS_TYPE	<p>Uses SEL19_TRANS_TYPE + SEL19_MASTER (EMI_MSEL9[31:16]) to select the transaction type to be recorded The result can be read from EMI_TTYPE19. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL19_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL19_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL19_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR</p>
23:16 SEL19_MASTER	<p>Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT19, EMI_WSCT19, EMI_TTYPE19)</p>
15:8 SEL18_TRANS_TYPE	<p>Uses SEL18_TRANS_TYPE + SEL18_MASTER (EMI_MSEL9[15:0]) to select the transaction type to be recorded The result can be read from EMI_TTYPE18. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]). SEL18_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL18_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL18_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR</p>
7:0 SEL18_MASTER	<p>Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT18, EMI_WSCT18, EMI_TTYPE18)</p>

102034A8 EMI_MSEL10 EMI Master Selection for 20th and 21th Counters 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL21_TRANS_TYPE								SEL21_MASTER							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL20_TRANS_TYPE								SEL20_MASTER							
Type	RW								RW							

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
31:24 SEL21_TRANS_TYPE	<p>Uses SEL21_TRANS_TYPE + SEL21_MASTER (EMI_MSEL10[31:16]) to select the transaction type to be recorded</p> <p>The result can be read from EMI_TTYPE21. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]).</p> <p>SEL21_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL21_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL21_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR</p>
23:16 SEL21_MASTER	<p>Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT21, EMI_WSCT21, EMI_TTYPE21)</p>
15:8 SEL20_TRANS_TYPE	<p>Uses SEL20_TRANS_TYPE + SEL20_MASTER (EMI_MSEL10[15:0]) to select the transaction type to be recorded</p> <p>The result can be read from EMI_TTYPE20. The read/write transaction to be recorded is determined by BUS_MON_RW (EMI_BMEN[5:4]).</p> <p>SEL20_TRANS_TYPE[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat SEL20_TRANS_TYPE[6:4]: 000 ~ 100: 1/2/4/8/16-byte SEL20_TRANS_TYPE[7]: 0/1 Burst type: WRAP/INCR</p>
7:0 SEL20_MASTER	<p>Monitors selected masters (master 0 ~ 6) for the second transaction/word/type counters (EMI_TSCT20, EMI_WSCT20, EMI_TTYPE20)</p>

102034B0 EMI_BMID0 **EMI ID Selection for 1- 2** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SEL2_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL1_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
25:16 SEL2_ID	ID selection 2
9:0 SEL1_ID	ID selection 1

102034B4 EMI_BMID1 **EMI ID Selection for 3- 4** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SEL4_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL3_ID									
Type							RW									



Reset																				
--------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Bit(s) Name	Description
25:16 SEL4_ID	ID selection 4
9:0 SEL3_ID	ID selection 3

102034B8 EMI BMID2 **EMI ID Selection for 5- 6** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL6_ID															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL5_ID															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
25:16 SEL6_ID	ID selection 6
9:0 SEL5_ID	ID selection 5

102034BC EMI BMID3 **EMI ID Selection for 7- 8** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL8_ID															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL7_ID															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
25:16 SEL8_ID	ID selection 8
9:0 SEL7_ID	ID selection 7

102034C0 EMI BMID4 **EMI ID Selection for 9- 10** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL10_ID															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL9_ID															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
25:16	SEL10_ID	ID selection 10
9:0	SEL9_ID	ID selection 9

102034C4 EMI_BMID5 **EMI ID Selection for 11- 12** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SEL12_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL11_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
25:16	SEL12_ID	ID selection 12
9:0	SEL11_ID	ID selection 11

102034C8 EMI_BMID6 **EMI ID Selection for 13- 14** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SEL14_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL13_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
25:16	SEL14_ID	ID selection 14
9:0	SEL13_ID	ID selection 13

102034CC EMI_BMID7 **EMI ID Selection for 15- 16** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SEL16_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL15_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
25:16 SEL16_ID	ID selection 16
9:0 SEL15_ID	ID selection 15

102034D0 EMI BMID8 **EMI ID Selection for 17- 18** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SEL18_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL17_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
25:16 SEL18_ID	ID selection 18
9:0 SEL17_ID	ID selection 17

102034D4 EMI BMID9 **EMI ID Selection for 19- 20** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SEL20_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL19_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
25:16 SEL20_ID	ID selection 20
9:0 SEL19_ID	ID selection 19

102034D8 EMI BMID10 **EMI ID Selection for 21** **00000000**
Transaction Type Counters

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL21_ID									
Type							RW									
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s) Name	Description
9:0 SEL21_ID	ID selection 21

102034E0 EMI BMEN1 EMI ID Selection Enabling 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												HPRI_EN				
Type												RW				
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HPRI_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
20:0 HPRI_EN	Enables high-priority filter for selected masters

102034E8 EMI BMEN2 EMI ID Selection Enabling 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL_ID_EN1				NON_ALIGN_CNT_SEL		BAN_LAT_CNT_SEL					SEL_ID_EN				
Type	RW				RW		RW					RW				
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL_ID_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:28 SEL_ID_EN1	<p>bit 0: Enable ID selection for WSCT/TSCT counter (use 1st ID selection)</p> <p>bit 1: Enable ID selection for WSCT2/TSCT2 counter (use 2nd ID selection)</p> <p>bit 2: Enable ID selection for WSCT3/TSCT3 counter (use 3rd ID selection)</p> <p>bit 3: Enable ID selection for WSCT4 counter (use 4th ID selection)</p>
27:26 NON_ALIGN_CNT_SEL	<p>All counters for non-32B aligned or cross channel traffic except for bus cycle count and trans_all count</p> <p>00: Normal counter</p> <p>01: Only count cross 32B transaction</p> <p>10: Only count cross channel</p>
25:24 BAN_LAT_CNT_SEL	<p>Enables tType count used for bank usage count/Latency count enabling</p> <p>00: Type counter</p> <p>01/11: tType1-- tType8 and tType9 -- tType16 changes as bank usage count</p> <p>10: tType1 -- tType7 changes as total latencies for m0 -- m6, and tType9 -- tType15 changes as total transaction counts for m0 -- m6</p>
20:0 SEL_ID_EN	<p>21'h0: No ID selection for 21 type counters</p> <p>21'h1: Enable ID selection for type counter 1</p> <p>21'h2: Enable ID selection for type counter 2</p> <p>21'h4: Enable ID selection for type counter 3</p> <p>...</p>

Bit(s) Name	Description
	21'h100000: Enable ID selection for type counter 21.

102034F8 EMI_BMRW0 **EMI ID Selection High Bit for 1-16 Transaction Type Counters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEL16_RW		SEL15_RW		SEL14_RW		SEL13_RW		SEL12_RW		SEL11_RW		SEL10_RW		SEL9_RW	
Type	RW		RW		RW		RW		RW		RW		RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEL8_RW		SEL7_RW		SEL6_RW		SEL5_RW		SEL4_RW		SEL3_RW		SEL2_RW		SEL1_RW	
Type	RW		RW		RW		RW		RW		RW		RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:30 SEL16_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
29:28 SEL15_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
27:26 SEL14_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
25:24 SEL13_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
23:22 SEL12_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
21:20 SEL11_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
19:18 SEL10_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
17:16 SEL9_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
15:14 SEL8_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
13:12 SEL7_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only

Bit(s)	Name	Description
11:10	SEL6_RW	11: Monitor read and write transaction 00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only
9:8	SEL5_RW	11: Monitor read and write transaction 00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only
7:6	SEL4_RW	11: Monitor read and write transaction 00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only
5:4	SEL3_RW	11: Monitor read and write transaction 00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only
3:2	SEL2_RW	11: Monitor read and write transaction 00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only
1:0	SEL1_RW	11: Monitor read and write transaction 00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Reserved 11: Monitor read and write transaction

102034FC EMI_BMRW1 **EMI ID Selection High Bit for 1-16 Transaction Type Counters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							SEL21_RW	SEL20_RW	SEL19_RW	SEL18_RW	SEL17_RW					
Type							RW	RW	RW	RW	RW					
Reset							0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
9:8	SEL21_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
7:6	SEL20_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
5:4	SEL19_RW	00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction
3:2	SEL18_RW	00: Follow EMI_BMEN[5:4] setting

Bit(s) Name	Description
1:0 SEL17_RW	01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction 00: Follow EMI_BMEN[5:4] setting 01: Monitor read transaction only 10: Monitor write transaction only 11: Monitor read and write transaction

10203500 EMI TTYPE1 **EMI 1st Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE1_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE1_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE1_CNT	1st counter for number of a transaction type of selected masters (SEL_TRANS_TYPE + SEL_MASTER) (EMI_BMEN[31:16]) Will keep to the maximum when reached.

10203508 EMI TTYPE2 **EMI 2nd Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE2_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE2_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE2_CNT	2nd counter for number of a transaction type of selected masters (SEL2_TRANS_TYPE + SEL2_MASTER) (EMI_MSEL[15:0]) Will keep to the maximum when reached.

10203510 EMI TTYPE3 **EMI 3rd Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE3_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE3_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE3_CNT	3rd counter for number of a transaction type of selected masters (SEL3_TRANS_TYPE + SEL3_MASTER) (EMI_MSEL[31:16]) Will keep to the maximum when reached.

10203518 EMI TTYPE4 **EMI 4th Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE4_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE4_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE4_CNT	4th counter for number of a transaction type of selected masters (SEL4_TRANS_TYPE + SEL4_MASTER) (EMI_MSEL2[15:0]) Will keep to the maximum when reached.

10203520 EMI TTYPE5 **EMI 5th Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE5_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE5_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE5_CNT	5th counter for number of a transaction type of selected masters (SEL5_TRANS_TYPE + SEL5_MASTER) (EMI_MSEL2 [31:16]) Will keep to the maximum when reached.

10203528 EMI TTYPE6 **EMI 6th Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE6_CNT															

Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYTYPE6_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYTYPE6_CNT	6th counter for number of a transaction type of selected masters (SEL6_TRANS_TYPE + SEL6_MASTER) (EMI_MSEL3[15:0]) Will keep to the maximum when reached.

10203530 EMI TTYTYPE7 **EMI 7th Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYTYPE7_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYTYPE7_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYTYPE7_CNT	7th counter for number of a transaction type of selected masters (SEL7_TRANS_TYPE + SEL7_MASTER) (EMI_MSEL3[31:16]) Will keep to the maximum when reached.

10203538 EMI TTYTYPE8 **EMI 8th Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYTYPE8_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYTYPE8_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYTYPE8_CNT	8th counter for number of a transaction type of selected masters (SEL8_TRANS_TYPE + SEL8_MASTER) (EMI_MSEL4[15:0]) Will keep to the maximum when reached.

10203540 EMI TTYTYPE9 **EMI 9th Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE9_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE9_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE9_CNT	9th counter for number of a transaction type of selected masters (SEL9_TRANS_TYPE + SEL9_MASTER) (EMI_MSEL4[31:16]) Will keep to the maximum when reached.

10203548 EMI TTYPE1 **EMI 10th Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE10_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE10_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE10_CNT	10th counter for number of a transaction type of selected masters (SEL10_TRANS_TYPE + SEL10_MASTER) (EMI_MSEL5[15:0]) Will keep to the maximum when reached.

10203550 EMI TTYPE1 **EMI 11th Transaction Type Counter of Selected Masters** **00000000**
1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE11_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE11_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE11_CNT	11th counter for number of a transaction type of selected masters (SEL11_TRANS_TYPE + SEL11_MASTER) (EMI_MSEL5[31:16]) Will keep to the maximum when reached.

10203558 EMI_TTYPE1 **EMI 12th Transaction Type Counter of Selected Masters** **00000000**
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE12_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE12_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE12_CNT	12th counter for number of a transaction type of selected masters (SEL12_TRANS_TYPE + SEL12_MASTER) (EMI_MSEL6[15:0]) Will keep to the maximum when reached.

10203560 EMI_TTYPE1 **EMI 13th Transaction Type Counter of Selected Masters** **00000000**
3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE13_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE13_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE13_CNT	13th counter for number of a transaction type of selected masters (SEL13_TRANS_TYPE + SEL13_MASTER) (EMI_MSEL6[31:16]) Will keep to the maximum when reached.

10203568 EMI_TTYPE1 **EMI 14th Transaction Type Counter of Selected Masters** **00000000**
4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE14_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE14_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE14_CNT	14th counter for number of a transaction type of selected masters (SEL14_TRANS_TYPE + SEL14_MASTER) (EMI_MSEL7[15:0]) Will keep to the maximum when reached.

Bit(s) Name	Description
-------------	-------------

10203570 EMI_TTYPE1 **00000000**
5 **EMI 15th Transaction Type Counter of Selected Masters**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE15_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE15_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE15_CNT	15th counter for number of a transaction type of selected masters (SEL15_TRANS_TYPE + SEL15_MASTER) (EMI_MSEL7[31:16]) Will keep to the maximum when reached.

10203578 EMI_TTYPE1 **00000000**
6 **EMI 16th Transaction Type Counter of Selected Masters**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE16_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE16_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE16_CNT	16th counter for number of a transaction type of selected masters (SEL16_TRANS_TYPE + SEL16_MASTER) (EMI_MSEL8[15:0]) Will keep to the maximum when reached.

10203580 EMI_TTYPE1 **00000000**
7 **EMI 17th Transaction Type Counter of Selected Masters**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE17_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE17_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s) Name	Description
31:0 TTYPE17_CNT	17th counter for number of a transaction type of selected masters (SEL17_TRANS_TYPE + SEL17_MASTER) (EMI_MSEL8[31:16]) Will keep to the maximum when reached.

10203588 EMI TTYPE1 **EMI 18th Transaction Type Counter of Selected Masters** **00000000**

8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE18_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE18_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE18_CNT	18th counter for number of a transaction type of selected masters (SEL18_TRANS_TYPE + SEL18_MASTER) (EMI_MSEL9[15:0]) Will keep to the maximum when reached.

10203590 EMI TTYPE1 **EMI 19th Transaction Type Counter of Selected Masters** **00000000**

9

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE19_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE19_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE19_CNT	19th counter for number of a transaction type of selected masters (SEL19_TRANS_TYPE + SEL19_MASTER) (EMI_MSEL9[31:16]) Will keep to the maximum when reached.

10203598 EMI TTYPE2 **EMI 20th Transaction Type Counter of Selected Masters** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE20_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE20_CNT															
Type	RO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
31:0 TTYPE20_CNT	20th counter for number of a transaction type of selected masters (SEL20_TRANS_TYPE + SEL20_MASTER) (EMI_MSEL10[15:0]) Will keep to the maximum when reached.

102035A0 EMI TTYPE2 **EMI 21st Transaction Type Counter of Selected Masters** **00000000**
1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TTYPE21_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TTYPE21_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TTYPE21_CNT	21st counter for number of a transaction type of selected masters (SEL21_TRANS_TYPE + SEL21_MASTER) (EMI_MSEL10[31:16]) Will keep to the maximum when reached.

102035C0 EMI EX_CON **Exclusive Monitor Status Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												EX_SEL				
Type												RW				
Reset												0	0	0	0	0

Bit(s) Name	Description
4:0 EX_SEL	Selects EX monitor number

102035C8 EMI EX_STO **Exclusive Monitor Status Register 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EX_HIT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EX_USED															
Type	RO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
31:16 EX_HIT	Exclusive monitor fail
15:0 EX_USED	Exclusive monitor used

102035Do EMI_EX_ST1 Exclusive Monitor Status Register 1 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EX_ADR_LAT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EX_ADR_LAT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 EX_ADR_LAT	Exclusive monitor address When ser EX_SEL register, EMI latch selected monitor address

102035D8 EMI_EX_ST2 Exclusive Monitor Status Register 2 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															EX_FAIL_LAT	EX_USED_LAT
Type															RO	RO
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EX_ID_LAT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
17 EX_FAIL_LAT	Exclusive monitor fail When ser EX_SEL register, EMI latch selected monitor fail status
16 EX_USED_LAT	Exclusive monitor used When ser EX_SEL register, EMI latch selected monitor used status.
15:0 EX_ID_LAT	Exclusive monitor ID When ser EX_SEL register, EMI latch selected monitor ID

102035E0 EMI_WP_ADR Watch Point Address **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EMI_WP_ADR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	EMI_WP_ADR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	EMI_WP_ADR	Watch point address

102035E8 EMI WP CTR **Watch Point Range** **00000000**
L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WP_INT_EN	NON_ALIGN_CHK_INT_EN	LOCK_CHK_INT_EN	ADR_CHK_INT_EN		EMI_WP_SLVERR	WP_WR_DIS	WP_RD_DIS	EMI_WP_TYPE		EMI_WP_RANGE					
Type	RW	RW	RW	RW		RW	RW	RW	RW		RW					
Reset	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	WP_INT_EN	Enables watch point hit interrupt
14	NON_ALIGN_CHK_INT_EN	Enables AXI non-32B aligned check interrupt
13	LOCK_CHK_INT_EN	Enables AXI Lock command issue check interrupt
12	ADR_CHK_INT_EN	Enables AXI address violation (cross 4KB boundary) interrupt
10	EMI_WP_SLVERR	Watch point hit return slave error
9	WP_WR_DIS	Write hit watch point EMI does not write data to DRAM.
8	WP_RD_DIS	Read hit watch point EMI does not read data from DRAMC and return 0 to master.
7:6	EMI_WP_TYPE	Watch point read/write check 11: Check read and write 01: Check read only 10: Check write only
5:0	EMI_WP_RANGE	Watch point range 4: 16 byte range (check EMP_WP_ADR[31:4]) 5: 32 bytes range (check EMP_WP_ADR[31:5]) 6: 64 bytes range (check EMP_WP_ADR[31:6]) ... 32: 4G byte range Others: Illegal

102035F0 EMI CHKER **EMI AXI Checker** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WP_HIT	AXI_NON_ALIGN_ISSUE	AXI_Lock_issue	AXI_ADR_VIO	AXI_VIO_WR			VIO_CLR	NON_ALIGN_CHK_MST			WP_EN	NON_ALIGN_CHK_EN	LOCK_CHK_EN	ADR_CHK_EN	
Type	RO	RO	RO	RO	RO			W1C	RW			RW	RW	RW	RW	

Reset	0	0	0	0	0			0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AXI_VIO_ID															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	WP_HIT	AXI hit watch point range
30	AXI_NON_ALIGN_ISSUE	AXI non-aligned command issue
29	AXI_Lock_issue	AXI lock command issue
28	AXI_ADR_VIO	AXI address violation (corss 4KB boundary)
27	AXI_VIO_WR	AXI violation (lock or corss 4KB boundary) access type 0: Read 1: Write
24	VIO_CLR	Clears violation information (bit 29..16 and EMI_CHECKER_ADR) to 0
23:20	NON_ALIGN_CHK_MST	AXI non-32B align check master number 0~7: Port 0~7 8: All ports
19	WP_EN	Enables watch point
18	NON_ALIGN_CHK_EN	AXI non-32B aligned check
17	LOCK_CHK_EN	Enables AXI Lock command issue checker
16	ADR_CHK_EN	Enables AXI address violation (corss 4KB boundary) checker
15:0	AXI_VIO_ID	AXI violation (lock or corss 4KB boundary) ID

102035F4 EMI_CHECKER_TYPE EMI AXI Checker Type 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AXI_CHECKER_TYP															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	AXI_CHECKER_TYP	[3:0]: 0000 ~ 1111: 1-beat ~ 16-beat [6:4]: 000 ~ 100: 1/2/4/8/16-byte [7]: 0/1 Burst type: WRAP/INCR

102035F8 EMI_CHECKER_ADR EMI AXI Checker Address 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AXI_VIO_ADR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AXI_VIO_ADR															
Type	RO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
31:0	AXI_VIO_ADR	AXI Lock command issue

10203700 EMI EFF MO **EMI Efficiency Monitor Control** **00000000**
NA **Register A**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EFF_MON_EN															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CYC_THR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	EFF_MON_EN	Efficiency monitor enable control
15:0	CYC_THR	Cycle threshold for efficiency monitor Efficiency monitor calculates the efficiency per 2^{CYC_THR+1} cycles.

10203704 EMI EFF MO **EMI Efficiency Monitor Control** **00000000**
NB **Register B**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						ALL_FF_THR_CHK	WFF_THR_CHK	RFF_THR_CHK					ALL_FF_THR			
Type						RW	RW	RW					RW			
Reset						0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						WFF_THR					RFF_THR					
Type						RW					RW					
Reset						0	0	0	0			0	0	0	0	0

Bit(s)	Name	Description
26	ALL_FF_THR_CHK	Checks used number for sum of read command buffer + write command buffer
25	WFF_THR_CHK	Checks used number for write command buffer
24	RFF_THR_CHK	Checks used number for read command buffer
20:16	ALL_FF_THR	If ALL_FF_THR_CHK is set, the bandwidth will be taken into consideration only when used read command buffer + used write command buffer are always \geq WFF_THR in each 2^{CYC_THR+1} cycles.
11:8	WFF_THR	If WFF_THR_CHK is set, the bandwidth will be taken into consideration only when used write command buffer is always \geq WFF_THR in each 2^{CYC_THR+1} cycles.
5:0	RFF_THR	If RFF_THR_CHK is set, the bandwidth will be taken into consideration only when used read command buffer is always \geq

Bit(s) Name	Description
	RFF_THR in each 2^CYC_THR+1 cycles.

10203708 EMI EFF MO **EMI Efficiency Monitor Control** **00000000**
NC **Register C**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EFF_THR_CHK															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					EFF_THR											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31 EFF_THR_CHK	Checks efficiency
11:0 EFF_THR	If EFF_THR_CHK is set, the calculated efficiency per 2^CYC_THR+1 cycles will be taken into consideration only when it >= EFF_THR.

1020370C EMI EFF MO **EMI Efficiency Monitor Control** **00000000**
ND **Register D**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	OVERHEAD_THR_CHK															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					OVERHEAD_THR											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31 OVERHEAD_THR_CHK	Checks overhead efficiency
11:0 OVERHEAD_THR	If OVERHEAD_THR_CHK is set, the calculated overhead efficiency per 2^CYC_THR+1 cycles will be taken into consideration only when it >= OVERHEAD_THR.

10203710 EMI EFF MO **EMI Efficiency Monitor Control** **00000FFF**
NE **Register E**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name					LOW_EFF_WFF_1ST									LOW_EFF_RFF_1ST			
Type					RO									RO			
Reset					0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Name					LOW_EFF_1ST											
Type					RO											
Reset					1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
27:24	LOW_EFF_WFF_1ST	Average used write command buffer number at lowest efficiency value duration
20:16	LOW_EFF_RFF_1ST	Average used read command buffer number at lowest efficiency value duration
11:0	LOW_EFF_1ST	Lowest efficiency value after efficiency monitor is enabled

10203714 EMI EFF MO **EMI Efficiency Monitor Control** **00000FFF**
NF **Register F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name					LOW_EFF_WFF_2ND									LOW_EFF_RFF_2ND			
Type					RO									RO			
Reset					0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					LOW_EFF_2ND												
Type					RO												
Reset					1	1	1	1	1	1	1	1	1	1	1	1	

Bit(s)	Name	Description
27:24	LOW_EFF_WFF_2ND	Average used write command buffer number at second lowest efficiency value duration
20:16	LOW_EFF_RFF_2ND	Average used read command buffer number at second lowest efficiency value duration
11:0	LOW_EFF_2ND	Second lowest efficiency value after efficiency monitor is enabled

10203718 EMI EFF MO **EMI Efficiency Monitor Control** **00000FFF**
NG **Register G**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name					LOW_USED_EFF_WFF_1ST									LOW_USED_EFF_RFF_1ST			
Type					RO									RO			
Reset					0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					LOW_USED_EFF_1ST												
Type					RO												
Reset					1	1	1	1	1	1	1	1	1	1	1	1	

Bit(s)	Name	Description
27:24	LOW_USED_EFF_WFF_1ST	Average used write command buffer number at lowest used efficiency value duration
20:16	LOW_USED_EFF_RFF_1ST	Average used read command buffer number at lowest used efficiency value duration
11:0	LOW_USED_EFF_1ST	Lowest used efficiency value (total efficiency - overhead efficiency) after efficiency monitor is enabled

1020371C EMI EFF MO
NH

EMI Efficiency Monitor Control
Register H

00000FFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name					LOW_USED_EFF_WFF_2ND							LOW_USED_EFF_RFF_2ND					
Type					RO							RO					
Reset					0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					LOW_USED_EFF_2ND												
Type					RO												
Reset					1	1	1	1	1	1	1	1	1	1	1	1	

Bit(s)	Name	Description
27:24	LOW_USED_EFF_WFF_2ND	Average used write command buffer number at second lowest used efficiency value duration
20:16	LOW_USED_EFF_RFF_2ND	Average used read command buffer number at second lowest used efficiency value duration
11:0	LOW_USED_EFF_2ND	Second lowest used efficiency value (total efficiency - overhead efficiency) after efficiency monitor is enabled

10203720 EMI EFF MO
NI

EMI Efficiency Monitor Control
Register I

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LAST_OVERHEAD_EFF											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					LAST_EFF											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27:16	LAST_OVERHEAD_EFF	Last overhead efficiency value
11:0	LAST_EFF	Last efficiency value

10203724 EMI EFF MO
NJ

EMI Efficiency Monitor Control
Register J

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name														LAST_WFF			
Type														RO			
Reset													0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														LAST_RFF			
Type														RO			
Reset													0	0	0	0	

Bit(s)	Name	Description
19:16	LAST_WFF	Average used write command buffer number at last efficiency value

Bit(s) Name	Description
4:0 LAST_RFF	duration Average used read command buffer number at lastt efficiency value duration

10203728 EMI EFF MO NK **EMI Efficiency Monitor Control Register K** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LAST_OVERHEAD_EFF											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					LAST_EFF											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
27:16 LAST_OVERHEAD_EFF	Second last overhead efficiency value
11:0 LAST_EFF	Second last efficiency value

1020372C EMI EFF MO NL **EMI Efficiency Monitor Control Register L** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													LAST_WFF			
Type													RO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													LAST_RFF			
Type													RO			
Reset													0	0	0	0

Bit(s) Name	Description
19:16 LAST_WFF	Average used write command buffer number at second last efficiency value duration
4:0 LAST_RFF	Average used read command buffer number at second lastt efficiency value duration

10203730 EMI EFF MO NM **EMI Efficiency Monitor Control Register M** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LAST_OVERHEAD_EFF											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					LAST_EFF											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
27:16 LAST__OVERHEAD_EFF	Third last overhead efficiency value
11:0 LAST_EFF	Third last efficiency value

10203734 EMI EFF MO **EMI Efficiency Monitor Control** **00000000**
NN **Register N**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													LAST_WFF			
Type													RO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													LAST_RFF			
Type													RO			
Reset													0	0	0	0

Bit(s) Name	Description
19:16 LAST_WFF	Average used write command buffer number at third last efficiency value duration
4:0 LAST_RFF	Average used read command buffer number at third lastt efficiency value duration

10203738 EMI EFF MO **EMI Efficiency Monitor Control** **00000000**
NO **Register O**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name					LAST__OVERHEAD_EFF												
Type					RO												
Reset					0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					LAST_EFF												
Type					RO												
Reset					0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
27:16 LAST__OVERHEAD_EFF	Fourth last overhead efficiency value
11:0 LAST_EFF	Fourth last efficiency value

1020373C EMI EFF MO **EMI Efficiency Monitor Control** **00000000**
NP **Register P**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													LAST_WFF			
Type													RO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													LAST_RFF			
Type													RO			



Reset												0	0	0	0	0
-------	--	--	--	--	--	--	--	--	--	--	--	---	---	---	---	---

Bit(s)	Name	Description
19:16	LAST_WFF	Average used write command buffer number at fourth last efficiency value duration
4:0	LAST_RFF	Average used read command buffer number at fourth lastt efficiency value duration

1.6 AP_DMA

Module name: AP_DMA Base address: (+11000000h)

Address	Name	Width	Register Function
11000000	<u>AP_DMA_GLOBAL_INT_FLAG</u>	32	AP DMA Global Interrupt Flag Register
11000004	<u>AP_DMA_GLOBAL_RST</u>	32	AP DMA Reset Register
11000008	<u>AP_DMA_GLOBAL_RUNNING_STATUS</u>	32	AP DMA Global Running Status Register
1100000C	<u>AP_DMA_GLOBAL_SLOW_DOWN</u>	32	AP DMA AXI Slow Down Register
11000010	<u>AP_DMA_GLOBAL_SEC_EN</u>	32	AP DMA Security Enable Register
11000014	<u>AP_DMA_GLOBAL_GSEC_EN</u>	32	AP DMA Global Security Enable Register
11000018	<u>AP_DMA_GLOBAL_VIO_DBG1</u>	32	AP DMA Security Latch Address Register
1100001C	<u>AP_DMA_GLOBAL_VIO_DBG0</u>	32	AP DMA Global Security Abort Register
11000020	<u>AP_DMA_HIF0_SEC_EN</u>	32	AP HIF0 Security Enable Register
11000024	<u>AP_DMA_I2C0_SEC_EN</u>	32	AP I2C0 Security Enable Register
11000028	<u>AP_DMA_I2C1_SEC_EN</u>	32	AP I2C1 Security Enable Register
1100002C	<u>AP_DMA_I2C2_SEC_EN</u>	32	AP I2C2 Security Enable Register
11000030	<u>AP_DMA_I2C3_SEC_EN</u>	32	AP I2C3 Security Enable Register
11000034	<u>AP_DMA_I2C4_SEC_EN</u>	32	AP I2C4 Security Enable Register
11000038	<u>AP_DMA_I2C5_SEC_EN</u>	32	AP I2C5 Security Enable Register
1100003C	<u>AP_DMA_I2C6_SEC_EN</u>	32	AP I2C6 Security Enable Register
11000040	<u>AP_DMA_I2C7_SEC_EN</u>	32	AP I2C7 Security Enable Register
11000044	<u>AP_DMA_I2C8_SEC_EN</u>	32	AP I2C8 Security Enable Register
11000048	<u>AP_DMA_I2C9_SEC_EN</u>	32	AP I2C9 Security Enable Register
1100004C	<u>AP_DMA_UART0_TX_SEC_EN</u>	32	AP UART0 TX Security Enable Register
11000050	<u>AP_DMA_UART0_RX_SEC_EN</u>	32	AP UART0 RX Security Enable Register
11000054	<u>AP_DMA_UART1_TX_SEC_EN</u>	32	AP UART1 TX Security Enable Register
11000058	<u>AP_DMA_UART1_RX_SEC_EN</u>	32	AP UART1 RX Security Enable Register
1100005C	<u>AP_DMA_UART2_TX_SEC_EN</u>	32	AP UART2 TX Security Enable Register
11000060	<u>AP_DMA_UART2_RX_SEC_EN</u>	32	AP UART2 RX Security Enable Register
11000064	<u>AP_DMA_UART3_TX</u>	32	AP UART3 TX Security Enable Register

Address	Name	Width	Register Function
	<u>X SEC EN</u>		
11000068	<u>AP DMA UART3 R</u> <u>X SEC EN</u>	32	AP UART3 RX Security Enable Register
1100006C	<u>AP DMA BTIF o</u> <u>TX SEC EN</u>	32	AP BTIF TX Security Enable Register
11000070	<u>AP DMA BTIF o</u> <u>RX SEC EN</u>	32	AP BTIFo RX Security Enable Register
11000074	<u>AP DMA MD INT</u> <u>EN</u>	32	AP DMA MD Interrupt Enable Register
11000080	<u>AP DMA HIF o I</u> <u>NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000084	<u>AP DMA HIF o I</u> <u>NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000088	<u>AP DMA HIF o E</u> <u>N</u>	32	Peripheral DMA Enable Register
1100008C	<u>AP DMA HIF o R</u> <u>ST</u>	32	Peripheral DMA Reset Register
11000090	<u>AP DMA HIF o S</u> <u>TOP</u>	32	Peripheral DMA Enable Register
11000094	<u>AP DMA HIF o F</u> <u>LUSH</u>	32	Peripheral DMA Flush Register
11000098	<u>AP DMA HIF o C</u> <u>ON</u>	32	Peripheral DMA Control Register
1100009C	<u>AP DMA HIF o S</u> <u>RC ADDR</u>	32	Peripheral DMA SRC Address Register
110000A0	<u>AP DMA HIF o D</u> <u>ST ADDR</u>	32	Peripheral DMA DST Address Register
110000A4	<u>AP DMA HIF o L</u> <u>EN</u>	32	Peripheral DMA Transfer Length Register
110000B8	<u>AP DMA HIF o I</u> <u>NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
110000D0	<u>AP DMA HIF o D</u> <u>EBUG STATUS oo</u>	32	Peripheral DMA Debug Status oo Register
110000D4	<u>AP DMA HIF o S</u> <u>RC ADDR2</u>	32	Peripheral DMA SRC Address Register
110000D8	<u>AP DMA HIF o D</u> <u>ST ADDR2</u>	32	Peripheral DMA DST Address Register
11000100	<u>AP DMA I2C o I</u> <u>NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000104	<u>AP DMA I2C o I</u> <u>NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000108	<u>AP DMA I2C o EN</u>	32	Peripheral DMA Enable Register
1100010C	<u>AP DMA I2C o R</u> <u>ST</u>	32	Peripheral DMA Reset Register
11000110	<u>AP DMA I2C o S</u> <u>TOP</u>	32	Peripheral DMA Enable Register
11000114	<u>AP DMA I2C o F</u> <u>LUSH</u>	32	Peripheral DMA Flush Register
11000118	<u>AP DMA I2C o C</u> <u>ON</u>	32	Peripheral DMA Control Register
1100011C	<u>AP DMA I2C o T</u> <u>X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000120	<u>AP DMA I2C o R</u> <u>X MEM ADDR</u>	32	Peripheral DMA Memory Address Register

Address	Name	Width	Register Function
11000124	<u>AP DMA I2C 0 T</u> <u>X LEN</u>	32	Peripheral DMA Transfer Length Register
11000128	<u>AP DMA I2C 0 R</u> <u>X LEN</u>	32	Peripheral DMA Transfer Length Register
11000138	<u>AP DMA I2C 0 I</u> <u>NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
11000150	<u>AP DMA I2C 0 D</u> <u>EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
11000154	<u>AP DMA I2C 0 T</u> <u>X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000158	<u>AP DMA I2C 0 R</u> <u>X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000180	<u>AP DMA I2C 1 I</u> <u>NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000184	<u>AP DMA I2C 1 I</u> <u>NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000188	<u>AP DMA I2C 1 EN</u>	32	Peripheral DMA Enable Register
1100018C	<u>AP DMA I2C 1 R</u> <u>ST</u>	32	Peripheral DMA Reset Register
11000190	<u>AP DMA I2C 1 S</u> <u>TOP</u>	32	Peripheral DMA Enable Register
11000194	<u>AP DMA I2C 1 F</u> <u>LUSH</u>	32	Peripheral DMA Flush Register
11000198	<u>AP DMA I2C 1 C</u> <u>ON</u>	32	Peripheral DMA Control Register
1100019C	<u>AP DMA I2C 1 T</u> <u>X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110001A0	<u>AP DMA I2C 1 R</u> <u>X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110001A4	<u>AP DMA I2C 1 T</u> <u>X LEN</u>	32	Peripheral DMA Transfer Length Register
110001A8	<u>AP DMA I2C 1 R</u> <u>X LEN</u>	32	Peripheral DMA Transfer Length Register
110001B8	<u>AP DMA I2C 1 I</u> <u>NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
110001D0	<u>AP DMA I2C 1 D</u> <u>EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
110001D4	<u>AP DMA I2C 1 T</u> <u>X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
110001D8	<u>AP DMA I2C 1 R</u> <u>X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000200	<u>AP DMA I2C 2 I</u> <u>NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000204	<u>AP DMA I2C 2 I</u> <u>NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000208	<u>AP DMA I2C 2 EN</u>	32	Peripheral DMA Enable Register
1100020C	<u>AP DMA I2C 2 R</u> <u>ST</u>	32	Peripheral DMA Reset Register
11000210	<u>AP DMA I2C 2 S</u> <u>TOP</u>	32	Peripheral DMA Enable Register
11000214	<u>AP DMA I2C 2 F</u> <u>LUSH</u>	32	Peripheral DMA Flush Register
11000218	<u>AP DMA I2C 2 C</u> <u>ON</u>	32	Peripheral DMA Control Register

Address	Name	Width	Register Function
1100021C	<u>AP DMA I2C 2 T</u> <u>X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000220	<u>AP DMA I2C 2 R</u> <u>X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000224	<u>AP DMA I2C 2 T</u> <u>X LEN</u>	32	Peripheral DMA Transfer Length Register
11000228	<u>AP DMA I2C 2 R</u> <u>X LEN</u>	32	Peripheral DMA Transfer Length Register
11000238	<u>AP DMA I2C 2 I</u> <u>NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
11000250	<u>AP DMA I2C 2 D</u> <u>EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
11000254	<u>AP DMA I2C 2 T</u> <u>X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000258	<u>AP DMA I2C 2 R</u> <u>X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000280	<u>AP DMA I2C 3 I</u> <u>NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000284	<u>AP DMA I2C 3 I</u> <u>NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000288	<u>AP DMA I2C 3 EN</u>	32	Peripheral DMA Enable Register
1100028C	<u>AP DMA I2C 3 R</u> <u>ST</u>	32	Peripheral DMA Reset Register
11000290	<u>AP DMA I2C 3 S</u> <u>TOP</u>	32	Peripheral DMA Enable Register
11000294	<u>AP DMA I2C 3 F</u> <u>LUSH</u>	32	Peripheral DMA Flush Register
11000298	<u>AP DMA I2C 3 C</u> <u>ON</u>	32	Peripheral DMA Control Register
1100029C	<u>AP DMA I2C 3 T</u> <u>X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110002A0	<u>AP DMA I2C 3 R</u> <u>X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110002A4	<u>AP DMA I2C 3 T</u> <u>X LEN</u>	32	Peripheral DMA Transfer Length Register
110002A8	<u>AP DMA I2C 3 R</u> <u>X LEN</u>	32	Peripheral DMA Transfer Length Register
110002B8	<u>AP DMA I2C 3 I</u> <u>NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
110002D0	<u>AP DMA I2C 3 D</u> <u>EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
110002D4	<u>AP DMA I2C 3 T</u> <u>X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
110002D8	<u>AP DMA I2C 3 R</u> <u>X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000300	<u>AP DMA I2C 4 I</u> <u>NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000304	<u>AP DMA I2C 4 I</u> <u>NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000308	<u>AP DMA I2C 4 EN</u>	32	Peripheral DMA Enable Register
1100030C	<u>AP DMA I2C 4 R</u> <u>ST</u>	32	Peripheral DMA Reset Register
11000310	<u>AP DMA I2C 4 S</u> <u>TOP</u>	32	Peripheral DMA Enable Register

Address	Name	Width	Register Function
11000314	<u>AP DMA I2C 4 F LUSH</u>	32	Peripheral DMA Flush Register
11000318	<u>AP DMA I2C 4 C ON</u>	32	Peripheral DMA Control Register
1100031C	<u>AP DMA I2C 4 T X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000320	<u>AP DMA I2C 4 R X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000324	<u>AP DMA I2C 4 T X LEN</u>	32	Peripheral DMA Transfer Length Register
11000328	<u>AP DMA I2C 4 R X LEN</u>	32	Peripheral DMA Transfer Length Register
11000338	<u>AP DMA I2C 4 I NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
11000350	<u>AP DMA I2C 4 D EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
11000354	<u>AP DMA I2C 4 T X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000358	<u>AP DMA I2C 4 R X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000380	<u>AP DMA I2C 5 I NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000384	<u>AP DMA I2C 5 I NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000388	<u>AP DMA I2C 5 EN</u>	32	Peripheral DMA Enable Register
1100038C	<u>AP DMA I2C 5 R ST</u>	32	Peripheral DMA Reset Register
11000390	<u>AP DMA I2C 5 S TOP</u>	32	Peripheral DMA Enable Register
11000394	<u>AP DMA I2C 5 F LUSH</u>	32	Peripheral DMA Flush Register
11000398	<u>AP DMA I2C 5 C ON</u>	32	Peripheral DMA Control Register
1100039C	<u>AP DMA I2C 5 T X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110003A0	<u>AP DMA I2C 5 R X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110003A4	<u>AP DMA I2C 5 T X LEN</u>	32	Peripheral DMA Transfer Length Register
110003A8	<u>AP DMA I2C 5 R X LEN</u>	32	Peripheral DMA Transfer Length Register
110003B8	<u>AP DMA I2C 5 I NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
110003D0	<u>AP DMA I2C 5 D EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
110003D4	<u>AP DMA I2C 5 T X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
110003D8	<u>AP DMA I2C 5 R X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000400	<u>AP DMA I2C 6 I NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000404	<u>AP DMA I2C 6 I NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000408	<u>AP DMA I2C 6 EN</u>	32	Peripheral DMA Enable Register

Address	Name	Width	Register Function
1100040C	<u>AP DMA I2C 6 R ST</u>	32	Peripheral DMA Reset Register
11000410	<u>AP DMA I2C 6 S TOP</u>	32	Peripheral DMA Enable Register
11000414	<u>AP DMA I2C 6 F LUSH</u>	32	Peripheral DMA Flush Register
11000418	<u>AP DMA I2C 6 C ON</u>	32	Peripheral DMA Control Register
1100041C	<u>AP DMA I2C 6 T X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000420	<u>AP DMA I2C 6 R X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000424	<u>AP DMA I2C 6 T X LEN</u>	32	Peripheral DMA Transfer Length Register
11000428	<u>AP DMA I2C 6 R X LEN</u>	32	Peripheral DMA Transfer Length Register
11000438	<u>AP DMA I2C 6 I NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
11000450	<u>AP DMA I2C 6 D EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
11000454	<u>AP DMA I2C 6 T X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000458	<u>AP DMA I2C 6 R X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000480	<u>AP DMA I2C 7 I NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000484	<u>AP DMA I2C 7 I NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000488	<u>AP DMA I2C 7 EN</u>	32	Peripheral DMA Enable Register
1100048C	<u>AP DMA I2C 7 R ST</u>	32	Peripheral DMA Reset Register
11000490	<u>AP DMA I2C 7 S TOP</u>	32	Peripheral DMA Enable Register
11000494	<u>AP DMA I2C 7 F LUSH</u>	32	Peripheral DMA Flush Register
11000498	<u>AP DMA I2C 7 C ON</u>	32	Peripheral DMA Control Register
1100049C	<u>AP DMA I2C 7 T X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110004A0	<u>AP DMA I2C 7 R X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110004A4	<u>AP DMA I2C 7 T X LEN</u>	32	Peripheral DMA Transfer Length Register
110004A8	<u>AP DMA I2C 7 R X LEN</u>	32	Peripheral DMA Transfer Length Register
110004B8	<u>AP DMA I2C 7 I NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
110004D0	<u>AP DMA I2C 7 D EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
110004D4	<u>AP DMA I2C 7 T X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
110004D8	<u>AP DMA I2C 7 R X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000500	<u>AP DMA I2C 8 I</u>	32	Peripheral DMA Interrupt Flag Register

Address	Name	Width	Register Function
	<u>NT FLAG</u>		
11000504	<u>AP DMA I2C 8 I NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000508	<u>AP DMA I2C 8 EN</u>	32	Peripheral DMA Enable Register
1100050C	<u>AP DMA I2C 8 R ST</u>	32	Peripheral DMA Reset Register
11000510	<u>AP DMA I2C 8 S TOP</u>	32	Peripheral DMA Enable Register
11000514	<u>AP DMA I2C 8 F LUSH</u>	32	Peripheral DMA Flush Register
11000518	<u>AP DMA I2C 8 C ON</u>	32	Peripheral DMA Control Register
1100051C	<u>AP DMA I2C 8 T X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000520	<u>AP DMA I2C 8 R X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
11000524	<u>AP DMA I2C 8 T X LEN</u>	32	Peripheral DMA Transfer Length Register
11000528	<u>AP DMA I2C 8 R X LEN</u>	32	Peripheral DMA Transfer Length Register
11000538	<u>AP DMA I2C 8 I NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
11000550	<u>AP DMA I2C 8 D EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
11000554	<u>AP DMA I2C 8 T X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000558	<u>AP DMA I2C 8 R X MEM ADDR2</u>	32	Peripheral DMA Memory Address Register
11000580	<u>AP DMA I2C 9 I NT FLAG</u>	32	Peripheral DMA Interrupt Flag Register
11000584	<u>AP DMA I2C 9 I NT EN</u>	32	Peripheral DMA Interrupt Enable Register
11000588	<u>AP DMA I2C 9 EN</u>	32	Peripheral DMA Enable Register
1100058C	<u>AP DMA I2C 9 R ST</u>	32	Peripheral DMA Reset Register
11000590	<u>AP DMA I2C 9 S TOP</u>	32	Peripheral DMA Enable Register
11000594	<u>AP DMA I2C 9 F LUSH</u>	32	Peripheral DMA Flush Register
11000598	<u>AP DMA I2C 9 C ON</u>	32	Peripheral DMA Control Register
1100059C	<u>AP DMA I2C 9 T X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110005A0	<u>AP DMA I2C 9 R X MEM ADDR</u>	32	Peripheral DMA Memory Address Register
110005A4	<u>AP DMA I2C 9 T X LEN</u>	32	Peripheral DMA Transfer Length Register
110005A8	<u>AP DMA I2C 9 R X LEN</u>	32	Peripheral DMA Transfer Length Register
110005B8	<u>AP DMA I2C 9 I NT BUF SIZE</u>	32	Peripheral DMA Internal Buffer Size Register
110005D0	<u>AP DMA I2C 9 D EBUG STATUS 00</u>	32	Peripheral DMA Debug Status 00 Register
110005D4	<u>AP DMA I2C 9 T</u>	32	Peripheral DMA Memory Address Register

Address	Name	Width	Register Function
	<u>X MEM ADDR₂</u>		
110005D8	<u>AP DMA I2C 0 R</u> <u>X MEM ADDR₂</u>	32	Peripheral DMA Memory Address Register
11000600	<u>AP DMA UART 0</u> <u>TX INT FLAG</u>	32	UART TX Virtual FIFO Interrupt Flag Register
11000604	<u>AP DMA UART 0</u> <u>TX INT EN</u>	32	UART TX Virtual FIFO Interrupt Enable Register
11000608	<u>AP DMA UART 0</u> <u>TX EN</u>	32	UART TX Virtual FIFO Enable Register
1100060C	<u>AP DMA UART 0</u> <u>TX RST</u>	32	UART TX Virtual FIFO Reset Register
11000610	<u>AP DMA UART 0</u> <u>TX STOP</u>	32	UART TX Virtual FIFO Enable Register
11000614	<u>AP DMA UART 0</u> <u>TX FLUSH</u>	32	UART TX Virtual FIFO Flush Register
1100061C	<u>AP DMA UART 0</u> <u>TX VFF ADDR</u>	32	UART TX Virtual FIFO Base Address Register
11000624	<u>AP DMA UART 0</u> <u>TX VFF LEN</u>	32	UART TX Virtual FIFO Length Register
11000628	<u>AP DMA UART 0</u> <u>TX VFF THRE</u>	32	UART TX Virtual FIFO Threshold Register
1100062C	<u>AP DMA UART 0</u> <u>TX VFF WPT</u>	32	UART TX Virtual FIFO Write Pointer Register
11000630	<u>AP DMA UART 0</u> <u>TX VFF RPT</u>	32	UART TX Virtual FIFO Read Pointer Register
11000638	<u>AP DMA UART 0</u> <u>TX INT BUF SIZE</u>	32	UART Tx Internal Buffer Size Register
1100063C	<u>AP DMA UART 0</u> <u>TX VFF VALID S</u> <u>IZE</u>	32	UART Tx Virtual FIFO Valid Size Register
11000640	<u>AP DMA UART 0</u> <u>TX VFF LEFT SIZE</u>	32	UART Tx Virtual FIFO Left Size Register
11000650	<u>AP DMA UART 0</u> <u>TX DEBUG STATU</u> <u>S 00</u>	32	UART Tx Debug Status 00
11000654	<u>AP DMA UART 0</u> <u>TX VFF ADDR₂</u>	32	UART TX Virtual FIFO Base Address Register
11000658	<u>AP DMA UART 0</u> <u>TX VFF WPT VAL</u> <u>ID</u>	32	UART TX Virtual FIFO Write Pointer Register by HW Control
1100065C	<u>AP DMA UART 0</u> <u>TX VFF WPT VAL</u> <u>ID₂</u>	32	UART TX Virtual FIFO Write Pointer Register by HW Control
11000660	<u>AP DMA UART 0</u> <u>TX FLUSH ACT</u>	32	UART TX Virtual FIFO Flush Status Register
11000664	<u>AP DMA UART 0</u> <u>TX HW FLUSH</u>	32	UART TX Virtual FIFO HW Flush Register
11000668	<u>AP DMA UART 0</u> <u>TX VFF WPT REA</u> <u>L</u>	32	UART TX Virtual FIFO Write Pointer Register Value
11000700	<u>AP DMA UART 1</u> <u>TX INT FLAG</u>	32	UART TX Virtual FIFO Interrupt Flag Register
11000704	<u>AP DMA UART 1</u> <u>TX INT EN</u>	32	UART TX Virtual FIFO Interrupt Enable Register
11000708	<u>AP DMA UART 1</u>	32	UART TX Virtual FIFO Enable Register

Address	Name	Width	Register Function
	<u>TX EN</u>		
1100070C	<u>AP DMA UART 1</u> <u>TX RST</u>	32	UART TX Virtual FIFO Reset Register
11000710	<u>AP DMA UART 1</u> <u>TX STOP</u>	32	UART TX Virtual FIFO Enable Register
11000714	<u>AP DMA UART 1</u> <u>TX FLUSH</u>	32	UART TX Virtual FIFO Flush Register
1100071C	<u>AP DMA UART 1</u> <u>TX VFF ADDR</u>	32	UART TX Virtual FIFO Base Address Register
11000724	<u>AP DMA UART 1</u> <u>TX VFF LEN</u>	32	UART TX Virtual FIFO Length Register
11000728	<u>AP DMA UART 1</u> <u>TX VFF THRE</u>	32	UART TX Virtual FIFO Threshold Register
1100072C	<u>AP DMA UART 1</u> <u>TX VFF WPT</u>	32	UART TX Virtual FIFO Write Pointer Register
11000730	<u>AP DMA UART 1</u> <u>TX VFF RPT</u>	32	UART TX Virtual FIFO Read Pointer Register
11000738	<u>AP DMA UART 1</u> <u>TX INT BUF SIZE</u>	32	UART Tx Internal Buffer Size Register
1100073C	<u>AP DMA UART 1</u> <u>TX VFF VALID S</u> <u>IZE</u>	32	UART Tx Virtual FIFO Valid Size Register
11000740	<u>AP DMA UART 1</u> <u>TX VFF LEFT SIZE</u>	32	UART Tx Virtual FIFO Left Size Register
11000750	<u>AP DMA UART 1</u> <u>TX DEBUG STATU</u> <u>S oo</u>	32	UART Tx Debug Status oo
11000754	<u>AP DMA UART 1</u> <u>TX VFF ADDR2</u>	32	UART TX Virtual FIFO Base Address Register
11000758	<u>AP DMA UART 1</u> <u>TX VFF WPT VAL</u> <u>ID</u>	32	UART TX Virtual FIFO Write Pointer Register by HW Control
1100075C	<u>AP DMA UART 1</u> <u>TX VFF WPT VAL</u> <u>ID2</u>	32	UART TX Virtual FIFO Write Pointer Register by HW Control
11000760	<u>AP DMA UART 1</u> <u>TX FLUSH ACT</u>	32	UART TX Virtual FIFO Flush Status Register
11000764	<u>AP DMA UART 1</u> <u>TX HW FLUSH</u>	32	UART TX Virtual FIFO HW Flush Register
11000768	<u>AP DMA UART 1</u> <u>TX VFF WPT REA</u> <u>L</u>	32	UART TX Virtual FIFO Write Pointer Register Value
11000800	<u>AP DMA UART 2</u> <u>TX INT FLAG</u>	32	UART TX Virtual FIFO Interrupt Flag Register
11000804	<u>AP DMA UART 2</u> <u>TX INT EN</u>	32	UART TX Virtual FIFO Interrupt Enable Register
11000808	<u>AP DMA UART 2</u> <u>TX EN</u>	32	UART TX Virtual FIFO Enable Register
1100080C	<u>AP DMA UART 2</u> <u>TX RST</u>	32	UART TX Virtual FIFO Reset Register
11000810	<u>AP DMA UART 2</u> <u>TX STOP</u>	32	UART TX Virtual FIFO Enable Register
11000814	<u>AP DMA UART 2</u> <u>TX FLUSH</u>	32	UART TX Virtual FIFO Flush Register
1100081C	<u>AP DMA UART 2</u>	32	UART TX Virtual FIFO Base Address Register

Address	Name	Width	Register Function
	<u>TX VFF ADDR</u>		
11000824	<u>AP DMA UART 2</u> <u>TX VFF LEN</u>	32	UART TX Virtual FIFO Length Register
11000828	<u>AP DMA UART 2</u> <u>TX VFF THRE</u>	32	UART TX Virtual FIFO Threshold Register
1100082C	<u>AP DMA UART 2</u> <u>TX VFF WPT</u>	32	UART TX Virtual FIFO Write Pointer Register
11000830	<u>AP DMA UART 2</u> <u>TX VFF RPT</u>	32	UART TX Virtual FIFO Read Pointer Register
11000838	<u>AP DMA UART 2</u> <u>TX INT BUF SIZE</u>	32	UART Tx Internal Buffer Size Register
1100083C	<u>AP DMA UART 2</u> <u>TX VFF VALID S</u> <u>IZE</u>	32	UART Tx Virtual FIFO Valid Size Register
11000840	<u>AP DMA UART 2</u> <u>TX VFF LEFT SIZE</u>	32	UART Tx Virtual FIFO Left Size Register
11000850	<u>AP DMA UART 2</u> <u>TX DEBUG STATU</u> <u>S oo</u>	32	UART Tx Debug Status oo
11000854	<u>AP DMA UART 2</u> <u>TX VFF ADDR2</u>	32	UART TX Virtual FIFO Base Address Register
11000858	<u>AP DMA UART 2</u> <u>TX VFF WPT VAL</u> <u>ID</u>	32	UART TX Virtual FIFO Write Pointer Register by HW Control
1100085C	<u>AP DMA UART 2</u> <u>TX VFF WPT VAL</u> <u>ID2</u>	32	UART TX Virtual FIFO Write Pointer Register by HW Control
11000860	<u>AP DMA UART 2</u> <u>TX FLUSH ACT</u>	32	UART TX Virtual FIFO Flush Status Register
11000864	<u>AP DMA UART 2</u> <u>TX HW FLUSH</u>	32	UART TX Virtual FIFO HW Flush Register
11000868	<u>AP DMA UART 2</u> <u>TX VFF WPT REA</u> <u>L</u>	32	UART TX Virtual FIFO Write Pointer Register Value
11000900	<u>AP DMA UART 3</u> <u>TX INT FLAG</u>	32	UART TX Virtual FIFO Interrupt Flag Register
11000904	<u>AP DMA UART 3</u> <u>TX INT EN</u>	32	UART TX Virtual FIFO Interrupt Enable Register
11000908	<u>AP DMA UART 3</u> <u>TX EN</u>	32	UART TX Virtual FIFO Enable Register
1100090C	<u>AP DMA UART 3</u> <u>TX RST</u>	32	UART TX Virtual FIFO Reset Register
11000910	<u>AP DMA UART 3</u> <u>TX STOP</u>	32	UART TX Virtual FIFO Enable Register
11000914	<u>AP DMA UART 3</u> <u>TX FLUSH</u>	32	UART TX Virtual FIFO Flush Register
1100091C	<u>AP DMA UART 3</u> <u>TX VFF ADDR</u>	32	UART TX Virtual FIFO Base Address Register
11000924	<u>AP DMA UART 3</u> <u>TX VFF LEN</u>	32	UART TX Virtual FIFO Length Register
11000928	<u>AP DMA UART 3</u> <u>TX VFF THRE</u>	32	UART TX Virtual FIFO Threshold Register
1100092C	<u>AP DMA UART 3</u> <u>TX VFF WPT</u>	32	UART TX Virtual FIFO Write Pointer Register
11000930	<u>AP DMA UART 3</u>	32	UART TX Virtual FIFO Read Pointer Register

Address	Name	Width	Register Function
	<u>TX VFF RPT</u>		
11000938	<u>AP DMA UART 3 TX INT BUF SIZE</u>	32	UART Tx Internal Buffer Size Register
1100093C	<u>AP DMA UART 3 TX VFF VALID SIZE</u>	32	UART Tx Virtual FIFO Valid Size Register
11000940	<u>AP DMA UART 3 TX VFF LEFT SIZE</u>	32	UART Tx Virtual FIFO Left Size Register
11000950	<u>AP DMA UART 3 TX DEBUG STATUS 00</u>	32	UART Tx Debug Status 00
11000954	<u>AP DMA UART 3 TX VFF ADDR2</u>	32	UART TX Virtual FIFO Base Address Register
11000958	<u>AP DMA UART 3 TX VFF WPT VAL ID</u>	32	UART TX Virtual FIFO Write Pointer Register by HW Control
1100095C	<u>AP DMA UART 3 TX VFF WPT VAL ID2</u>	32	UART TX Virtual FIFO Write Pointer Register by HW Control
11000960	<u>AP DMA UART 3 TX FLUSH ACT</u>	32	UART TX Virtual FIFO Flush Status Register
11000964	<u>AP DMA UART 3 TX HW FLUSH</u>	32	UART TX Virtual FIFO HW Flush Register
11000968	<u>AP DMA UART 3 TX VFF WPT REAL</u>	32	UART TX Virtual FIFO Write Pointer Register Value
11000A00	<u>AP DMA BTIF 0 TX INT FLAG</u>	32	BTIF TX Virtual FIFO Interrupt Flag Register
11000A04	<u>AP DMA BTIF 0 TX INT EN</u>	32	BTIF TX Virtual FIFO Interrupt Enable Register
11000A08	<u>AP DMA BTIF 0 TX EN</u>	32	BTIF TX Virtual FIFO Enable Register
11000A0C	<u>AP DMA BTIF 0 TX RST</u>	32	BTIF TX Virtual FIFO Reset Register
11000A10	<u>AP DMA BTIF 0 TX STOP</u>	32	BTIF TX Virtual FIFO Enable Register
11000A14	<u>AP DMA BTIF 0 TX FLUSH</u>	32	BTIF TX Virtual FIFO Flush Register
11000A1C	<u>AP DMA BTIF 0 TX VFF ADDR</u>	32	BTIF TX Virtual FIFO Base Address Register
11000A24	<u>AP DMA BTIF 0 TX VFF LEN</u>	32	BTIF TX Virtual FIFO Length Register
11000A28	<u>AP DMA BTIF 0 TX VFF THRE</u>	32	BTIF TX Virtual FIFO Threshold Register
11000A2C	<u>AP DMA BTIF 0 TX VFF WPT</u>	32	BTIF TX Virtual FIFO Write Pointer Register
11000A30	<u>AP DMA BTIF 0 TX VFF RPT</u>	32	BTIF TX Virtual FIFO Read Pointer Register
11000A38	<u>AP DMA BTIF 0 TX INT BUF SIZE</u>	32	BTIF Tx Internal Buffer Size Register
11000A3C	<u>AP DMA BTIF 0 TX VFF VALID SIZE</u>	32	BTIF Tx Virtual FIFO Valid Size Register
11000A40	<u>AP DMA BTIF 0 TX VFF LEFT SIZE</u>	32	BTIF Tx Virtual FIFO Left Size Register

Address	Name	Width	Register Function
11000A50	<u>AP DMA BTIF o</u> <u>TX DEBUG STATU</u> <u>S oo</u>	32	BTIF Tx Debug Status oo
11000A54	<u>AP DMA BTIF o</u> <u>TX VFF ADDR₂</u>	32	BTIF TX Virtual FIFO Base Address Register
11000A58	<u>AP DMA BTIF o</u> <u>TX VFF WPT VAL</u> <u>ID</u>	32	BTIF TX Virtual FIFO Write Pointer Register by HW Control
11000A5C	<u>AP DMA BTIF o</u> <u>TX VFF WPT VAL</u> <u>ID₂</u>	32	BTIF TX Virtual FIFO Write Pointer Register by HW Control
11000A60	<u>AP DMA BTIF o</u> <u>TX FLUSH ACT</u>	32	BTIF TX Virtual FIFO Flush Status Register
11000A64	<u>AP DMA BTIF o</u> <u>TX HW FLUSH</u>	32	BTIF TX Virtual FIFO HW Flush Register
11000A68	<u>AP DMA BTIF o</u> <u>TX VFF WPT REA</u> <u>L</u>	32	BTIF TX Virtual FIFO Write Pointer Register Value
11000680	<u>AP DMA UART o</u> <u>RX INT FLAG</u>	32	UART RX Virtual FIFO Interrupt Flag Register
11000684	<u>AP DMA UART o</u> <u>RX INT EN</u>	32	UART RX Virtual FIFO Interrupt Enable Register
11000688	<u>AP DMA UART o</u> <u>RX EN</u>	32	UART RX Virtual FIFO Enable Register
1100068C	<u>AP DMA UART o</u> <u>RX RST</u>	32	UART RX Virtual FIFO Reset Register
11000690	<u>AP DMA UART o</u> <u>RX STOP</u>	32	UART RX Virtual FIFO Enable Register
11000694	<u>AP DMA UART o</u> <u>RX FLUSH</u>	32	UART RX Virtual FIFO Flush Register
1100069C	<u>AP DMA UART o</u> <u>RX VFF ADDR</u>	32	UART RX Virtual FIFO Base Address Register
110006A4	<u>AP DMA UART o</u> <u>RX VFF LEN</u>	32	UART RX Virtual FIFO Length Register
110006A8	<u>AP DMA UART o</u> <u>RX VFF THRE</u>	32	UART RX Virtual FIFO Threshold Register
110006AC	<u>AP DMA UART o</u> <u>RX VFF WPT</u>	32	UART RX Virtual FIFO Write Pointer Register
110006B0	<u>AP DMA UART o</u> <u>RX VFF RPT</u>	32	UART RX Virtual FIFO Read Pointer Register
110006B4	<u>AP DMA UART o</u> <u>RX FLOW CTRL T</u> <u>HRE</u>	32	UART RX Virtual FIFO Flow Control Threshold
110006B8	<u>AP DMA UART o</u> <u>RX INT BUF SIZ E</u>	32	UART Rx Internal Buffer Size Register
110006BC	<u>AP DMA UART o</u> <u>RX VFF VALID S</u> <u>IZE</u>	32	UART Rx Virtual FIFO Valid Size Register
110006C0	<u>AP DMA UART o</u> <u>RX VFF LEFT SIZ E</u>	32	UART Rx Virtual FIFO Left Size Register
110006D0	<u>AP DMA UART o</u> <u>RX DEBUG STATU</u> <u>S oo</u>	32	UART Rx Debug Status oo
110006D4	<u>AP DMA UART o</u> <u>RX VFF ADDR₂</u>	32	UART RX Virtual FIFO Base Address Register

Address	Name	Width	Register Function
11000780	<u>AP DMA UART 1</u> <u>RX INT FLAG</u>	32	UART RX Virtual FIFO Interrupt Flag Register
11000784	<u>AP DMA UART 1</u> <u>RX INT EN</u>	32	UART RX Virtual FIFO Interrupt Enable Register
11000788	<u>AP DMA UART 1</u> <u>RX EN</u>	32	UART RX Virtual FIFO Enable Register
1100078C	<u>AP DMA UART 1</u> <u>RX RST</u>	32	UART RX Virtual FIFO Reset Register
11000790	<u>AP DMA UART 1</u> <u>RX STOP</u>	32	UART RX Virtual FIFO Enable Register
11000794	<u>AP DMA UART 1</u> <u>RX FLUSH</u>	32	UART RX Virtual FIFO Flush Register
1100079C	<u>AP DMA UART 1</u> <u>RX VFF ADDR</u>	32	UART RX Virtual FIFO Base Address Register
110007A4	<u>AP DMA UART 1</u> <u>RX VFF LEN</u>	32	UART RX Virtual FIFO Length Register
110007A8	<u>AP DMA UART 1</u> <u>RX VFF THRE</u>	32	UART RX Virtual FIFO Threshold Register
110007AC	<u>AP DMA UART 1</u> <u>RX VFF WPT</u>	32	UART RX Virtual FIFO Write Pointer Register
110007B0	<u>AP DMA UART 1</u> <u>RX VFF RPT</u>	32	UART RX Virtual FIFO Read Pointer Register
110007B4	<u>AP DMA UART 1</u> <u>RX FLOW CTRL T</u> <u>HRE</u>	32	UART RX Virtual FIFO Flow Control Threshold
110007B8	<u>AP DMA UART 1</u> <u>RX INT BUF SIZE</u>	32	UART Rx Internal Buffer Size Register
110007BC	<u>AP DMA UART 1</u> <u>RX VFF VALID S</u> <u>IZE</u>	32	UART Rx Virtual FIFO Valid Size Register
110007C0	<u>AP DMA UART 1</u> <u>RX VFF LEFT SIZE</u>	32	UART Rx Virtual FIFO Left Size Register
110007D0	<u>AP DMA UART 1</u> <u>RX DEBUG STATU</u> <u>S 00</u>	32	UART Rx Debug Status 00
110007D4	<u>AP DMA UART 1</u> <u>RX VFF ADDR2</u>	32	UART RX Virtual FIFO Base Address Register
11000880	<u>AP DMA UART 2</u> <u>RX INT FLAG</u>	32	UART RX Virtual FIFO Interrupt Flag Register
11000884	<u>AP DMA UART 2</u> <u>RX INT EN</u>	32	UART RX Virtual FIFO Interrupt Enable Register
11000888	<u>AP DMA UART 2</u> <u>RX EN</u>	32	UART RX Virtual FIFO Enable Register
1100088C	<u>AP DMA UART 2</u> <u>RX RST</u>	32	UART RX Virtual FIFO Reset Register
11000890	<u>AP DMA UART 2</u> <u>RX STOP</u>	32	UART RX Virtual FIFO Enable Register
11000894	<u>AP DMA UART 2</u> <u>RX FLUSH</u>	32	UART RX Virtual FIFO Flush Register
1100089C	<u>AP DMA UART 2</u> <u>RX VFF ADDR</u>	32	UART RX Virtual FIFO Base Address Register
110008A4	<u>AP DMA UART 2</u> <u>RX VFF LEN</u>	32	UART RX Virtual FIFO Length Register
110008A8	<u>AP DMA UART 2</u> <u>RX VFF THRE</u>	32	UART RX Virtual FIFO Threshold Register

Address	Name	Width	Register Function
110008AC	<u>AP DMA UART 2</u> <u>RX VFF WPT</u>	32	UART RX Virtual FIFO Write Pointer Register
110008B0	<u>AP DMA UART 2</u> <u>RX VFF RPT</u>	32	UART RX Virtual FIFO Read Pointer Register
110008B4	<u>AP DMA UART 2</u> <u>RX FLOW CTRL T</u> <u>HRE</u>	32	UART RX Virtual FIFO Flow Control Threshold
110008B8	<u>AP DMA UART 2</u> <u>RX INT BUF SIZ E</u>	32	UART Rx Internal Buffer Size Register
110008BC	<u>AP DMA UART 2</u> <u>RX VFF VALID S</u> <u>IZE</u>	32	UART Rx Virtual FIFO Valid Size Register
110008C0	<u>AP DMA UART 2</u> <u>RX VFF LEFT SIZ E</u>	32	UART Rx Virtual FIFO Left Size Register
110008D0	<u>AP DMA UART 2</u> <u>RX DEBUG STATU</u> <u>S 00</u>	32	UART Rx Debug Status 00
110008D4	<u>AP DMA UART 2</u> <u>RX VFF ADDR2</u>	32	UART RX Virtual FIFO Base Address Register
11000980	<u>AP DMA UART 3</u> <u>RX INT FLAG</u>	32	UART RX Virtual FIFO Interrupt Flag Register
11000984	<u>AP DMA UART 3</u> <u>RX INT EN</u>	32	UART RX Virtual FIFO Interrupt Enable Register
11000988	<u>AP DMA UART 3</u> <u>RX EN</u>	32	UART RX Virtual FIFO Enable Register
1100098C	<u>AP DMA UART 3</u> <u>RX RST</u>	32	UART RX Virtual FIFO Reset Register
11000990	<u>AP DMA UART 3</u> <u>RX STOP</u>	32	UART RX Virtual FIFO Enable Register
11000994	<u>AP DMA UART 3</u> <u>RX FLUSH</u>	32	UART RX Virtual FIFO Flush Register
1100099C	<u>AP DMA UART 3</u> <u>RX VFF ADDR</u>	32	UART RX Virtual FIFO Base Address Register
110009A4	<u>AP DMA UART 3</u> <u>RX VFF LEN</u>	32	UART RX Virtual FIFO Length Register
110009A8	<u>AP DMA UART 3</u> <u>RX VFF THRE</u>	32	UART RX Virtual FIFO Threshold Register
110009AC	<u>AP DMA UART 3</u> <u>RX VFF WPT</u>	32	UART RX Virtual FIFO Write Pointer Register
110009B0	<u>AP DMA UART 3</u> <u>RX VFF RPT</u>	32	UART RX Virtual FIFO Read Pointer Register
110009B4	<u>AP DMA UART 3</u> <u>RX FLOW CTRL T</u> <u>HRE</u>	32	UART RX Virtual FIFO Flow Control Threshold
110009B8	<u>AP DMA UART 3</u> <u>RX INT BUF SIZ E</u>	32	UART Rx Internal Buffer Size Register
110009BC	<u>AP DMA UART 3</u> <u>RX VFF VALID S</u> <u>IZE</u>	32	UART Rx Virtual FIFO Valid Size Register
110009C0	<u>AP DMA UART 3</u> <u>RX VFF LEFT SIZ E</u>	32	UART Rx Virtual FIFO Left Size Register
110009D0	<u>AP DMA UART 3</u> <u>RX DEBUG STATU</u> <u>S 00</u>	32	UART Rx Debug Status 00
110009D4	<u>AP DMA UART 3</u>	32	UART RX Virtual FIFO Base Address Register

Address	Name	Width	Register Function
	<u>RX VFF ADDR2</u>		
11000A80	<u>AP DMA BTIF o</u> <u>RX INT FLAG</u>	32	BTIF RX Virtual FIFO Interrupt Flag Register
11000A84	<u>AP DMA BTIF o</u> <u>RX INT EN</u>	32	BTIF RX Virtual FIFO Interrupt Enable Register
11000A88	<u>AP DMA BTIF o</u> <u>RX EN</u>	32	BTIF RX Virtual FIFO Enable Register
11000A8C	<u>AP DMA BTIF o</u> <u>RX RST</u>	32	BTIF RX Virtual FIFO Reset Register
11000A90	<u>AP DMA BTIF o</u> <u>RX STOP</u>	32	BTIF RX Virtual FIFO Enable Register
11000A94	<u>AP DMA BTIF o</u> <u>RX FLUSH</u>	32	BTIF RX Virtual FIFO Flush Register
11000A9C	<u>AP DMA BTIF o</u> <u>RX VFF ADDR</u>	32	BTIF RX Virtual FIFO Base Address Register
11000AA4	<u>AP DMA BTIF o</u> <u>RX VFF LEN</u>	32	BTIF RX Virtual FIFO Length Register
11000AA8	<u>AP DMA BTIF o</u> <u>RX VFF THRE</u>	32	BTIF RX Virtual FIFO Threshold Register
11000AAC	<u>AP DMA BTIF o</u> <u>RX VFF WPT</u>	32	BTIF RX Virtual FIFO Write Pointer Register
11000AB0	<u>AP DMA BTIF o</u> <u>RX VFF RPT</u>	32	BTIF RX Virtual FIFO Read Pointer Register
11000AB4	<u>AP DMA BTIF o</u> <u>RX FLOW CTRL T</u> <u>HRE</u>	32	BTIF RX Virtual FIFO Flow Control Threshold
11000AB8	<u>AP DMA BTIF o</u> <u>RX INT BUF SIZ E</u>	32	BTIF Rx Internal Buffer Size Register
11000ABC	<u>AP DMA BTIF o</u> <u>RX VFF VALID S</u> <u>IZE</u>	32	BTIF Rx Virtual FIFO Valid Size Register
11000AC0	<u>AP DMA BTIF o</u> <u>RX VFF LEFT SIZ E</u>	32	BTIF Rx Virtual FIFO Left Size Register
11000AD0	<u>AP DMA BTIF o</u> <u>RX DEBUG STATU</u> <u>S oo</u>	32	BTIF Rx Debug Status oo
11000AD4	<u>AP DMA BTIF o</u> <u>RX VFF ADDR2</u>	32	BTIF RX Virtual FIFO Base Address Register

11000000 AP DMA GLO
BAL INT FL
AG

AP DMA Global Interrupt Flag
Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												BTIF o_RX	BTIF o_TX	UART 3_RX	UART 3_TX	UART 2_RX
Type												RO	RO	RO	RO	RO
Reset												0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UART 2_TX	UART 1_RX	UART 1_TX	UART 0_RX	UART 0_TX	I2C9	I2C8	I2C7	I2C6	I2C5	I2C4	I2C3	I2C2	I2C1	I2C0	HIFo
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
20	BTIF0_RX	
19	BTIF0_TX	
18	UART3_RX	
17	UART3_TX	
16	UART2_RX	
15	UART2_TX	
14	UART1_RX	
13	UART1_TX	
12	UART0_RX	
11	UART0_TX	
10	I2C9	
9	I2C8	
8	I2C7	
7	I2C6	
6	I2C5	
5	I2C4	
4	I2C3	
3	I2C2	
2	I2C1	
1	I2C0	
0	HIF0	

11000004 AP_DMA_GLO AP DMA Reset Register 00000000
BAL_RST

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	General DMA hard reset (reset regardless of the current transaction) SW sets hard_rst to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0	WARM_RST	General DMA warm reset (after the current transaction) SW sets warm_rst to 1 and waits for all running statuses to become 0. SW then sets warm_rst back to 0 to finish the reset mechanism. 0: Disable 1: Enable

11000008 AP_DMA_GLO AP DMA Global Running Status 00000000
BAL_RUNNIN G STATUS Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												BTIF0_RX	BTIF0_TX	UART3_RX	UART3_TX	UART2_RX

Type													RO	RO	RO	RO	RO
Reset													0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	UART2_TX	UART1_RX	UART1_TX	UART0_RX	UART0_TX	I2C9	I2C8	I2C7	I2C6	I2C5	I2C4	I2C3	I2C2	I2C1	I2C0	HIFo	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
20	BTIFo_RX	0: Idle 1: Running
19	BTIFo_TX	0: Idle 1: Running
18	UART3_RX	0: Idle 1: Running
17	UART3_TX	0: Idle 1: Running
16	UART2_RX	0: Idle 1: Running
15	UART2_TX	0: Idle 1: Running
14	UART1_RX	0: Idle 1: Running
13	UART1_TX	0: Idle 1: Running
12	UARTo_RX	0: Idle 1: Running
11	UARTo_TX	0: Idle 1: Running
10	I2C9	0: Idle 1: Running
9	I2C8	0: Idle 1: Running
8	I2C7	0: Idle 1: Running
7	I2C6	0: Idle 1: Running
6	I2C5	0: Idle 1: Running
5	I2C4	0: Idle 1: Running
4	I2C3	0: Idle 1: Running
3	I2C2	0: Idle 1: Running
2	I2C1	0: Idle 1: Running
1	I2C0	0: Idle 1: Running
0	HIFo	0: Idle 1: Running

1100000C AP_DMA_GLO
BAL_SLOW_D
OWN

AP DMA AXI Slow Down
Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	W_SLOW_CNT																W_SLOW_EN
Type	RW																RW
Reset	0	0	0	0	0	0	0	0	0	0						0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	R_SLOW_CNT																R_SLOW_EN
Type	RW																RW
Reset	0	0	0	0	0	0	0	0	0	0						0	

Bit(s)	Name	Description
31:22	W_SLOW_CNT	AXI write to external AXI slow-down counter (0~1023) The number means cycle. 0: Wait for 0 cycle then issue request 1: Wait for 1 cycle then issue request
16	W_SLOW_EN	Enables AXI write to external AXI slow-down 0: Does not slow down 1: Slow down
15:6	R_SLOW_CNT	AXI read from external AXI slow-down counter (0~1023) The number means cycle. 0: Wait for 0 cycle then issue request 1: Wait for 1 cycle then issue request
0	R_SLOW_EN	Enables ARM side AXI read from external AXI slow-down 0: Does not slow down 1: Slow down

11000010 AP DMA GLOBAL SEC EN AP DMA Security Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LOCK	DLOCK										BTIFo_RX	BTIFo_TX	UART3_RX	UART3_TX	UART2_RX
Type	RW	RW										RO	RO	RO	RO	RO
Reset	0	0										0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UART2_TX	UART1_RX	UART1_TX	UART0_RX	UART0_TX	I2C9	I2C8	I2C7	I2C6	I2C5	I2C4	I2C3	I2C2	I2C1	I2C0	HIFo
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	LOCK	Locks the secure bit 0: Unlock channel secure bit write 1: Lock channel secure bit
30	DLOCK	Locks the domain registers 0: Unlock channel domain register write 1: Lock channel domain register write
20	BTIFo_RX	0: This channel is non-secure. 1: This channel is secure.
19	BTIFo_TX	0: This channel is non-secure. 1: This channel is secure.
18	UART3_RX	0: This channel is non-secure.

Bit(s)	Name	Description
17	UART3_TX	1: This channel is secure. 0: This channel is non-secure.
16	UART2_RX	1: This channel is secure. 0: This channel is non-secure.
15	UART2_TX	1: This channel is secure. 0: This channel is non-secure.
14	UART1_RX	1: This channel is secure. 0: This channel is non-secure.
13	UART1_TX	1: This channel is secure. 0: This channel is non-secure.
12	UART0_RX	1: This channel is secure. 0: This channel is non-secure.
11	UART0_TX	1: This channel is secure. 0: This channel is non-secure.
10	I2C9	1: This channel is secure. 0: This channel is non-secure.
9	I2C8	1: This channel is secure. 0: This channel is non-secure.
8	I2C7	1: This channel is secure. 0: This channel is non-secure.
7	I2C6	1: This channel is secure. 0: This channel is non-secure.
6	I2C5	1: This channel is secure. 0: This channel is non-secure.
5	I2C4	1: This channel is secure. 0: This channel is non-secure.
4	I2C3	1: This channel is secure. 0: This channel is non-secure.
3	I2C2	1: This channel is secure. 0: This channel is non-secure.
2	I2C1	1: This channel is secure. 0: This channel is non-secure.
1	I2C0	1: This channel is secure. 0: This channel is non-secure.
0	HIFo	1: This channel is secure. 0: This channel is non-secure.

11000014 AP_DMA_GLO **AP DMA Global Security Enable** **00000000**
BAL_GSEC_EN **Register**
N

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GLOCK															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																GSEC_EN
Type																RW
Reset																0

Bit(s)	Name	Description
31	GLOCK	This base address is locked.

Bit(s) Name	Description
0 GSEC_EN	0: Unlock 1: Lock Controls global security enabling When this bit is set to 0, the overall channel will be treated as non-security channel. When the this bit is set to 1, the security property will depend on each channel's sec_en. 0: Disable 1: Enable

11000018 AP_DMA_GLO BAL_VIO_DB G1 **AP DMA Security Latch Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LAT_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LAT_ADDR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 LAT_ADDR	When any non-secure transaction accesses DMA security zone and when R_VID or W_VID is not 1, DMA will latch this transaction's address.

1100001C AP_DMA_GLO BAL_VIO_DB G0 **AP DMA Global Security Abort Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CLR															
Type	WO															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
31 CLR	SW writes 1 to CLR to clear R_VID, W_VID and APB_ABORT to 0. 0: Keep status 1: Clear status

11000020 AP_DMA_HIF 0_SEC_EN **AP HIFo Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Name																ARCA CHE_CFG
Type																RW
Reset																0 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG			SEC_EN
Type			RW		RW				RW				RW			WO
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000024 AP DMA I2C AP I2Co Security Enable 00000000
0 SEC_EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																ARCA CHE_CFG
Type																RW
Reset																0 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG			SEC_EN
Type			RW		RW				RW				RW			WO
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000028 AP DMA I2C AP I2C1 Security Enable 00000000
1 SEC_EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																ARCA CHE_CFG

Type																RW
Reset																0 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

1100002C AP DMA I2C 2 SEC_EN AP I2C2 Security Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000030 AP DMA I2C 3 SEC_EN AP I2C3 Security Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000034 AP DMA I2C AP I2C4 Security Enable 00000000
4 SEC_EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000038 AP DMA I2C AP I2C5 Security Enable 00000000
5 SEC_EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_	

			FG													EN
Type			RW		RW				RW				RW			WO
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

1100003C AP DMA I2C 6 SEC_EN **AP I2C6 Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																ARCA CHE_CFG
Type																RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_C FG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000040 AP DMA I2C 7 SEC_EN **AP I2C7 Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																ARCA CHE_CFG
Type																RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_C FG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC EN	
Type			RW		RW				RW				RW		WO	

Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	--	--	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
17:16 ARCACHE_CFG	Sets up arcache value
13:12 AWCACHE_CFG	Sets up awcache value
11:8 ARUSER_CFG	Sets up aruser value
7:4 AWUSER_CFG	Sets up awuser value
3:1 DOMAIN_CFG	Sets up domain value
0 SEC_EN	Controls security enabling
	When the corresponding bit is set to 1, the corresponding channel will be treated as security channel.
	0: Disable
	1: Enable

11000044 AP DMA I2C AP I2C8 Security Enable 00000000
8 SEC_EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_C FG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_ EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
17:16 ARCACHE_CFG	Sets up arcache value
13:12 AWCACHE_CFG	Sets up awcache value
11:8 ARUSER_CFG	Sets up aruser value
7:4 AWUSER_CFG	Sets up awuser value
3:1 DOMAIN_CFG	Sets up domain value
0 SEC_EN	Controls security enabling
	When the corresponding bit is set to 1, the corresponding channel will be treated as security channel.
	0: Disable
	1: Enable

11000048 AP DMA I2C AP I2C9 Security Enable 00000000
9 SEC_EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_C FG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_ EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

1100004C AP DMA UAR To TX SEC EN Register **AP UARTo TX Security Enable** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000050 AP DMA UAR To RX SEC EN Register **AP UARTo RX Security Enable** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000054 AP DMA UAR T1 TX SEC EN **AP UART1 TX Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																ARCA CHE_CFG	
Type																RW	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN		
Type			RW		RW				RW				RW		WO		
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000058 AP DMA UAR T1 RX SEC EN **AP UART1 RX Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																ARCA CHE_CFG	
Type																RW	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN		
Type			RW		RW				RW				RW		WO		
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

1100005C AP DMA UAR T2 TX SEC EN **AP UART2 TX Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																ARCA CHE_CFG	
Type																RW	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN		
Type			RW		RW				RW				RW		WO		
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000060 AP DMA UAR T2 RX SEC EN **AP UART2 RX Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																ARCA CHE_CFG	
Type																RW	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN		
Type			RW		RW				RW				RW		WO		
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000064 AP DMA UAR T3 TX SEC EN **AP UART3 TX Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																ARCA CHE_CFG	
Type																RW	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN		
Type			RW		RW				RW				RW		WO		
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000068 AP DMA UAR T3 RX SEC EN **AP UART3 RX Security Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																ARCA CHE_CFG	
Type																RW	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN		
Type			RW		RW				RW				RW		WO		
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

1100006C AP DMA BTI AP BTIF TX Security Enable 00000000
F o TX SEC Register
EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000070 AP DMA BTI AP BTIFo RX Security Enable 00000000
F o RX SEC Register
EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ARCA CHE_CFG	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			AWCACHE_CFG		ARUSER_CFG				AWUSER_CFG				DOMAIN_CFG		SEC_EN	
Type			RW		RW				RW				RW		WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:16	ARCACHE_CFG	Sets up arcache value
13:12	AWCACHE_CFG	Sets up awcache value
11:8	ARUSER_CFG	Sets up aruser value
7:4	AWUSER_CFG	Sets up awuser value
3:1	DOMAIN_CFG	Sets up domain value
0	SEC_EN	Controls security enabling When the corresponding bit is set to 1, the corresponding channel will be treated as security channel. 0: Disable 1: Enable

11000074 AP_DMA_MD INT_EN **AP DMA MD Interrupt Enable Register** **801FFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MD_INT_EN											dcm_en_btifo_rx	dcm_en_btifo_tx	dcm_en_uart3_rx	dcm_en_uart3_tx	dcm_en_uart2_rx
Type	RW											RW	RW	RW	RW	RW
Reset	1											1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dcm_en_uart2_tx	dcm_en_uart1_rx	dcm_en_uart1_tx	dcm_en_uart0_rx	dcm_en_uart0_tx	dcm_en_i2c9	dcm_en_i2c8	dcm_en_i2c7	dcm_en_i2c6	dcm_en_i2c5	dcm_en_i2c4	dcm_en_i2c3	dcm_en_i2c2	dcm_en_i2c1	dcm_en_i2c0	dcm_en_hifo
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
31	MD_INT_EN	0: Disable 1: Enable
20	dcm_en_btifo_rx	BTIFo RX 0: Disable DCM 1: Enable DCM
19	dcm_en_btifo_tx	BTIFo TX 0: Disable DCM 1: Enable DCM
18	dcm_en_uart3_rx	UART3 RX 0: Disable DCM 1: Enable DCM
17	dcm_en_uart3_tx	UART3 TX 0: Disable DCM 1: Enable DCM
16	dcm_en_uart2_rx	UART2 RX 0: Disable DCM 1: Enable DCM
15	dcm_en_uart2_tx	UART2 TX 0: Disable DCM 1: Enable DCM
14	dcm_en_uart1_rx	UART1 RX 0: Disable DCM 1: Enable DCM
13	dcm_en_uart1_tx	UART1 TX 0: Disable DCM 1: Enable DCM

Bit(s)	Name	Description
12	dcm_en_uart0_rx	UART0 RX 0: Disable DCM 1: Enable DCM
11	dcm_en_uart0_tx	UART0 TX 0: Disable DCM 1: Enable DCM
10	dcm_en_i2c9	I2C9 0: Disable DCM 1: Enable DCM
9	dcm_en_i2c8	I2C8 0: Disable DCM 1: Enable DCM
8	dcm_en_i2c7	I2C7 0: Disable DCM 1: Enable DCM
7	dcm_en_i2c6	I2C6 0: Disable DCM 1: Enable DCM
6	dcm_en_i2c5	I2C5 0: Disable DCM 1: Enable DCM
5	dcm_en_i2c4	I2C4 0: Disable DCM 1: Enable DCM
4	dcm_en_i2c3	I2C3 0: Disable DCM 1: Enable DCM
3	dcm_en_i2c2	I2C2 0: Disable DCM 1: Enable DCM
2	dcm_en_i2c1	I2C1 0: Disable DCM 1: Enable DCM
1	dcm_en_i2c0	I2C0 0: Disable DCM 1: Enable DCM
0	dcm_en_hifo	HIF0 0: Disable DCM 1: Enable DCM

11000080 AP_DMA_HIF
o INT FLA
G

Peripheral DMA Interrupt Flag
Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG_o
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLAG_o	<p>This flag is raised when DMA is finished. Write 0 to clear it.</p> <ol style="list-style-type: none"> After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000084 AP DMA HIF **Peripheral DMA Interrupt** **00000000**
0 INT_EN **Enable Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN_FLAG_o
Type																RW
Reset																0

Bit(s)	Name	Description
0	INTEN_FLAG_o	<p>Enables interrupt for FLAG_o</p> <p>0: Disable 1: Enable</p>

11000088 AP DMA HIF **Peripheral DMA Enable Register** **00000000**
0 EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	<p>Enables peripheral DMA</p> <p>Set to 1 to start DMA when other control registers are set. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest</p>

Bit(s) Name	Description
	transaction is finished. 0: Disable 1: Enable

1100008C AP DMA HIF Peripheral DMA Reset Register 00000000
o RST

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD RST	WARM RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0 WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

11000090 AP DMA HIF Peripheral DMA Enable Register 00000000
o STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUS E	STOP
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0 STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism.

Bit(s) Name	Description
	When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. Note: STOP and FLUSH cannot be set to 1 in the same operation. 0: Disable 1: Enable

11000094 AP DMA HIF **Peripheral DMA Flush Register** **00000000**
o FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. Note: STOP and FLUSH cannot be set to 1 in the same operation. 0: Disable 1: Enable

11000098 AP DMA HIF **Peripheral DMA Control** **80000000**
o CON **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	INT_INCR															BURST_LEN	
Type	RW															RW	
Reset	1														0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		SLOW_CNT													SLOW_EN	FIX_EN	DIR
Type		RW													RW	RW	RW
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s) Name	Description
31 INT_INCR	DMA issues incremental burst or fixed burst bus command to peripheral side. 0: fixed burst command 1: incremental burst command
17:16 BURST_LEN	Peripheral DMA burst length Valid value: 0~3

Bit(s)	Name	Description
0: 1-4		
1: 2-4		
2: 3-4		
3: 4-4		
14:5	SLOW_CNT	Peripheral DMA slow-down counter Only the read side is slowed down; the overall throughput will also decrease. Supports up to 1,023 cycles.
0: 0 cycle		
1: 1 cycle		
2	SLOW_EN	Enables general DMA slow-down
0: Disable		
1: Enable		
1	FIX_EN	Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX.
0: Does not use fixed pattern		
1: Use fixed pattern		
0	DIR	
0: TX		
1: RX		

1100009C AP DMA HIF SRC_ADDR Register Peripheral DMA SRC Address **00000000**
o SRC_ADDR
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SRC_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRC_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SRC_ADDR	Peripheral DMA destination address It can be any byte alignment. When DIR=1 (Rx mode), src_addr equals the HIF FIFO address and must be 4-byte aligned. When FIX_EN = 1, SRC_ADDR will be treated as FIX_PATTERN. dir=1: HIF FIFO address dir=0: Memory address

110000A0 AP DMA HIF DST_ADDR Register Peripheral DMA DST Address **00000000**
o DST_ADDR
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DST_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DST_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 DST_ADDR	<p>Peripheral DMA destination address</p> <p>This address is the HIF FIFO address when in Tx (dir=0) mode or the memory address when in Rx (dir=1) mode. Do not set MEM_ADDR to be within the last 8 bytes before the 4KB boundary when you use SYSRAM as a Tx/Rx memory, e.g. 0xff9 ~ 0xff is not allowed to be MEM_ADDR when you use SYSRAM as a Tx/Rx memory.</p> <p>dir=1: Memory address dir=0: HIF FIFO address</p>

110000A4 AP DMA HIF Peripheral DMA Transfer Length Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													LEN			
Type													RW			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
19:0 LEN	<p>Peripheral DMA transfer length</p> <p>It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered.</p> <p>0: 0 byte transfer 1: 1 byte transfer</p>

110000B8 AP DMA HIF Peripheral DMA Internal Buffer Size Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT_BUF_SIZE															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

110000D0 AP DMA HIF Peripheral DMA Debug Status Register 00000013

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

TATUS 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D								RAADDR_FIX_EN	WADDR_FIX_EN	R_CLR	WREQ	RREQ	W_Q_CLR	R_Q_CLR	
Type	RO								RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	

Bit(s)	Name	Description
30:24	RADDR_D	Read point in internal buffer
22:16	WADDR_D_LH	Write point latch in internal buffer
14:8	WADDR_D	Write point in internal buffer
7	RAADDR_FIX_EN	
6	WADDR_FIX_EN	
4	R_CLR	
3	WREQ	Write command request
2	RREQ	Read command request
1	W_Q_CLR	Write side command queue empty
0	R_Q_CLR	Read side command queue empty

110000D4 AP DMA HIF SRC ADD **Peripheral DMA SRC Address Register** **00000000**

R2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SRC_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	SRC_ADDR2	Peripheral DMA source address bit[32] dir=1: HIF FIFO address bit[32] dir=0 : memory address bit[32]

110000D8 AP DMA HIF DST ADD **Peripheral DMA DST Address Register** **00000000**

R2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DST_ADDR_2
Type																RW
Reset																0

Bit(s)	Name	Description
0	DST_ADDR2	Peripheral DMA destination address bit[32] dir=1: memory address bit[32] dir=0 : HIF FIFO address bit[32]

11000100 AP DMA I2C **Peripheral DMA Interrupt Flag** **00000000**
0 INT FLAG **Register**
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_0	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_0	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it. 1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. 5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000104 AP DMA I2C **Peripheral DMA Interrupt** **00000000**
0 INT EN **Enable Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTEN_FLN_FLAG_0	INTEN_RXN_FLAG	INTEN_TXN_FLAG

Bit(s) Name	Description
1 HARD_RST	Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0 WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

11000110 AP DMA I2C Peripheral DMA Enable Register 00000000
0 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0 STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. Note: STOP and FLUSH cannot be set to 1 in the same operation. 0: Disable 1: Enable

11000114 AP DMA I2C Peripheral DMA Flush Register 00000000
0 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW

Reset																		0
--------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---

Bit(s)	Name	Description
0	FLUSH	<p>Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. Note: STOP and FLUSH cannot be set to 1 in the same operation. 0: Disable 1: Enable</p>

11000118 AP DMA I2C Peripheral DMA Control Register 00000000
o CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	FIX_EN	<p>Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX. 0: Does not use fixed pattern 1: Use fixed pattern</p>
0	DIR	<p>Half duplex peripheral DMA direction 0: TX 1: RX</p>

1100011C AP DMA I2C Peripheral DMA Memory Address Register 00000000
o TX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TX_MEM_ADDR	Peripheral DMA memory address

Bit(s) Name	Description
	<p>It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN.</p> <p>Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.</p>

11000120 AP DMA I2C **Peripheral DMA Memory**
o RX MEM **Address Register**
ADDR **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.</p>

11000124 AP DMA I2C **Peripheral DMA Transfer**
o TX LEN **Length Register**
00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	<p>Peripheral DMA transfer length</p> <p>It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered.</p> <p>0: 0 byte transfer 1: 1 byte transfer</p>

11000128 AP DMA I2C **Peripheral DMA Transfer**
00000000

o RX LEN **Length Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

11000138 AP DMA I2C **Peripheral DMA Internal Buffer** 00000000
o INT BUF **Size Register**
SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									INT_BUF_SIZE							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

11000150 AP DMA I2C **Peripheral DMA Debug Status** 00000000
o DEBUG S **oo Register**
TATUS oo

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_A	RD_A	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s) Name	Description
31:24 RADDR_D	Read point in internal buffer
23:16 WADDR_D_LH	Write point latch in internal buffer

Bit(s)	Name	Description
15:8	WADDR_D	Write point in internal buffer
5	WD_ACT	
4	RD_ACT	
3	WREQ	
2	RREQ	Read command request

11000154 AP DMA I2C Peripheral DMA Memory 00000000
0 TX MEM Address Register
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_M EM_A DDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000158 AP DMA I2C Peripheral DMA Memory 00000000
0 RX MEM Address Register
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_M EM_A DDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000180 AP DMA I2C Peripheral DMA Interrupt Flag 00000000
1 INT FLA Register
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_o	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_o	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it. 1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. 5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000184 AP DMA I2C Peripheral DMA Interrupt Enable Register 00000000
1 INT_EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTEN_FLAG_o	INTEN_RX_FLAG	INTEN_TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	INTEN_FLAG_o	Enables interrupt for FLAG_o 0: Disable 1: Enable
1	INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0	INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable 1: Enable

11000188 AP DMA I2C Peripheral DMA Enable Register 00000000
1 EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	<p>Enables peripheral DMA Set to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished.</p> <p>0: Disable 1: Enable</p>

1100018C AP DMA I2C Peripheral DMA Reset Register 00000000
1 RST

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	<p>Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.</p> <p>0: Disable 1: Enable</p>
0	WARM_RST	<p>Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism.</p> <p>0: Disable 1: Enable</p>

11000190 AP DMA I2C Peripheral DMA Enable Register 00000000
1 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0	STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. Note: STOP and FLUSH cannot be set to 1 in the same operation. 0: Disable 1: Enable

11000194 AP DMA I2C
1 FLUSH

Peripheral DMA Flush Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. Note: STOP and FLUSH cannot be set to 1 in the same operation. 0: Disable 1: Enable

11000198 AP DMA I2C
1 CON

Peripheral DMA Control Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	FIX_EN	Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX. 0: Does not use fixed pattern 1: Use fixed pattern
0	DIR	Half duplex peripheral DMA direction 0: TX 1: RX

1100019C AP DMA I2C Peripheral DMA Memory 00000000
1 TX MEM Address Register
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TX_MEM_ADDR	Peripheral DMA memory address It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN. Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.

110001A0 AP DMA I2C Peripheral DMA Memory 00000000
1 RX MEM Address Register
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s) Name	Description
31:0 RX_MEM_ADDR	Peripheral DMA memory address It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.

110001A4 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

1 TX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

110001A8 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

1 RX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

110001B8 AP DMA I2C Peripheral DMA Internal Buffer Size Register **00000000**

1 INT_BUF

SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									INT_BUF_SIZE									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	INT_BUF_SIZE	Byte size in internal buffer

110001D0 AP DMA I2C **Peripheral DMA Debug Status** **00000000**
1 DEBUG S **00 Register**
TATUS 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s)	Name	Description
31:24	RADDR_D	Read point in internal buffer
23:16	WADDR_D_LH	Write point latch in internal buffer
15:8	WADDR_D	Write point in internal buffer
5	WD_ACT	
4	RD_ACT	
3	WREQ	Write command request
2	RREQ	Read command request

110001D4 AP DMA I2C **Peripheral DMA Memory** **00000000**
1 TX MEM **Address Register**
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

110001D8 AP DMA I2C Peripheral DMA Memory Address Register 00000000
1 RX MEM ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000200 AP DMA I2C Peripheral DMA Interrupt Flag Register 00000000
2 INT_FLAG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_0	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_0	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it.
		1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1.
		2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1.
		3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1.
		4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.
		5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000204 AP DMA I2C
2 INT_EN

Peripheral DMA Interrupt
Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTE N_FL AG_o	INTE N_RX _FLA G	INTE N_TX _FLA G
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	INTEN_FLAG_o	Enables interrupt for FLAG_o 0: Disable 1: Enable
1	INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0	INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable 1: Enable

11000208 AP DMA I2C
2 EN

Peripheral DMA Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables peripheral DMA Set to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished. 0: Disable 1: Enable

1100020C AP DMA I2C
2 RST

Peripheral DMA Reset Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0	WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

11000210 AP DMA I2C
2 STOP

Peripheral DMA Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0	STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000214 AP DMA I2C

Peripheral DMA Flush Register

00000000

2 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	<p>Flushes peripheral DMA</p> <p>Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0).</p> <p>SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism.</p> <p><i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i></p> <p>0: Disable 1: Enable</p>

11000218 AP DMA I2C Peripheral DMA Control Register 00000000

2 CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 FIX_EN	<p>Peripheral DMA fixed pattern</p> <p>When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX.</p> <p>0: Does not use fixed pattern 1: Use fixed pattern</p>
0 DIR	<p>Half duplex peripheral DMA direction</p> <p>0: TX 1: RX</p>

1100021C AP DMA I2C Peripheral DMA Memory Address Register 00000000

2 TX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN.</p> <p>Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.</p>

11000220 AP DMA I2C Peripheral DMA Memory Address Register 00000000
2 RX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.</p>

11000224 AP DMA I2C Peripheral DMA Transfer Length Register 00000000
2 TX LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	Peripheral DMA transfer length

Bit(s) Name	Description
	It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

11000228 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

2 RX LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

11000238 AP DMA I2C Peripheral DMA Internal Buffer Size Register **00000000**

2 INT BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT_BUF_SIZE															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

11000250 AP DMA I2C Peripheral DMA Debug Status Register **00000000**

2 DEBUG STATUS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s)	Name	Description
31:24	RADDR_D	Read point in internal buffer
23:16	WADDR_D_LH	Write point latch in internal buffer
15:8	WADDR_D	Write point in internal buffer
5	WD_ACT	
4	RD_ACT	
3	WREQ	Write command request
2	RREQ	Read command request

11000254 AP DMA I2C Peripheral DMA Memory 00000000
2 TX MEM Address Register

ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000258 AP DMA I2C Peripheral DMA Memory 00000000
2 RX MEM Address Register

ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

**11000280 AP DMA I2C
3 INT_FLAG**
G

**Peripheral DMA Interrupt Flag
Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_o	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_o	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it.
		1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. 5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

**11000284 AP DMA I2C
3 INT_EN**

**Peripheral DMA Interrupt
Enable Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTEN_FLAG_o	INTEN_RX_FLAG	INTEN_TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	INTEN_FLAG_o	Enables interrupt for FLAG_o 0: Disable 1: Enable
1	INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0	INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable 1: Enable

Bit(s) Name	Description															
11000288 AP DMA I2C																
3 EN																
Peripheral DMA Enable Register																
00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description															
0 EN	<p>Enables peripheral DMA</p> <p>Set to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished.</p> <p>0: Disable 1: Enable</p>															

1100028C AP DMA I2C																
3 RST																
Peripheral DMA Reset Register																
00000000																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description															
1 HARD_RST	<p>Peripheral DMA hard reset (reset regardless of the current transaction)</p> <p>SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.</p> <p>0: Disable 1: Enable</p>															
0 WARM_RST	<p>Peripheral DMA warm reset (after the current transaction)</p> <p>SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism.</p> <p>0: Disable 1: Enable</p>															

Bit(s) Name	Description
-------------	-------------

11000290 AP DMA I2C Peripheral DMA Enable Register 00000000
3 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0 STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000294 AP DMA I2C Peripheral DMA Flush Register 00000000
3 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

Bit(s) Name	Description
-------------	-------------

11000298 AP DMA I2C Peripheral DMA Control Register 00000000
3 CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 FIX_EN	Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX. 0: Does not use fixed pattern 1: Use fixed pattern
0 DIR	Half duplex peripheral DMA direction 0: TX 1: RX

1100029C AP DMA I2C Peripheral DMA Memory Address Register 00000000
3 TX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TX_MEM_ADDR	Peripheral DMA memory address It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN. Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xfff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.

110002A0 AP DMA I2C Peripheral DMA Memory Address Register 00000000
3 RX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.</p>

110002A4 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

3 TX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	<p>Peripheral DMA transfer length</p> <p>It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered.</p> <p>0: 0 byte transfer 1: 1 byte transfer</p>

110002A8 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

3 RX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	<p>Peripheral DMA transfer length</p>

Bit(s) Name	Description
	It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

110002B8 AP DMA I2C Peripheral DMA Internal Buffer Size Register 00000000
3 INT BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									INT_BUF_SIZE							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

110002D0 AP DMA I2C Peripheral DMA Debug Status 00000000
3 DEBUG STATUS 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s) Name	Description
31:24 RADDR_D	Read point in internal buffer
23:16 WADDR_D_LH	Write point latch in internal buffer
15:8 WADDR_D	Write point in internal buffer
5 WD_ACT	
4 RD_ACT	
3 WREQ	Write command request
2 RREQ	Read command request

110002D4 AP DMA I2C Peripheral DMA Memory Address Register 00000000
3 TX MEM ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

110002D8 AP DMA I2C Peripheral DMA Memory 00000000
3 RX MEM Address Register
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000300 AP DMA I2C Peripheral DMA Interrupt Flag 00000000
4 INT FLA Register
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_o	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_o	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it. 1. After normal operation is done, EN will be set from 1 to 0, and

Bit(s) Name	Description
	interrupt flag will be set to 1. 2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. 5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000304 AP DMA I2C Peripheral DMA Interrupt Enable Register 00000000
4 INT EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTEN_FL AG_o	INTEN_RX _FLA G	INTEN_TX _FLA G
Type														RW	RW	RW
Reset														0	0	0

Bit(s) Name	Description
2 INTEN_FLAG_0	Enables interrupt for FLAG_0 0: Disable 1: Enable
1 INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0 INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable 1: Enable

11000308 AP DMA I2C Peripheral DMA Enable Register 00000000
4 EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description
0 EN	Enables peripheral DMA Set to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will

Bit(s) Name	Description
	<p>be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished.</p> <p>0: Disable 1: Enable</p>

1100030C AP DMA I2C Peripheral DMA Reset Register 00000000
4 RST

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	<p>Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable</p>
0 WARM_RST	<p>Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable</p>

11000310 AP DMA I2C Peripheral DMA Enable Register 00000000
4 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 PAUSE	<p>Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA.</p>

Bit(s)	Name	Description
0	STOP	<p>0: Disable 1: Enable</p> <p>Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable</p>

11000314 AP_DMA_I2C Peripheral DMA Flush Register 00000000
4 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	<p>Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable</p>

11000318 AP_DMA_I2C Peripheral DMA Control Register 00000000
4 CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	FIX_EN	<p>Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will</p>

Bit(s) Name	Description
0 DIR	always treat this transfer as TX. 0: Does not use fixed pattern 1: Use fixed pattern Half duplex peripheral DMA direction 0: TX 1: RX

1100031C AP DMA I2C Peripheral DMA Memory 00000000
4 TX MEM Address Register
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TX_MEM_ADDR	Peripheral DMA memory address It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN. Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.

11000320 AP DMA I2C Peripheral DMA Memory 00000000
4 RX MEM Address Register
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	Peripheral DMA memory address It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.

11000324 AP DMA I2C Peripheral DMA Transfer Length Register 00000000
4 TX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	<p>Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer</p>

11000328 AP DMA I2C Peripheral DMA Transfer Length Register 00000000
4 RX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	<p>Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer</p>

11000338 AP DMA I2C Peripheral DMA Internal Buffer Size Register 00000000
4 INT_BUF_SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT_BUF_SIZE															
Type	RO															

Reset																	0	0	0	0	0	0	0	0	0
-------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

11000350 AP DMA I2C 4 DEBUG STATUS oo Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s) Name	Description
31:24 RADDR_D	Read point in internal buffer
23:16 WADDR_D_LH	Write point latch in internal buffer
15:8 WADDR_D	Write point in internal buffer
5 WD_ACT	
4 RD_ACT	
3 WREQ	Write command request
2 RREQ	Read command request

11000354 AP DMA I2C 4 TX MEM ADDR2 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_MEM_ADDR2
Type																RW
Reset																0

Bit(s) Name	Description
0 TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000358 AP DMA I2C 4 RX MEM ADDR2 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000380 AP DMA I2C Peripheral DMA Interrupt Flag Register 00000000
5 INT FLAG
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_0	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_0	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it.
		1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1.
		2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1.
		3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1.
		4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.
		5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000384 AP DMA I2C Peripheral DMA Interrupt Enable Register 00000000
5 INT EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTE	INTE	INTE

														N_FL AG_o	N_RX FLA G	N_TX FLA G
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	INTEN_FLAG_o	Enables interrupt for FLAG_o 0: Disable 1: Enable
1	INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0	INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable 1: Enable

11000388 AP DMA I2C Peripheral DMA Enable Register 00000000
5 EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables peripheral DMA Set to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished. 0: Disable 1: Enable

1100038C AP DMA I2C Peripheral DMA Reset Register 00000000
5 RST

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD RST	WARM RST
Type															RW	RW



Reset																	0	0
--------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---

Bit(s)	Name	Description
1	HARD_RST	Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0	WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

11000390 AP DMA I2C Peripheral DMA Enable Register 00000000
5 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0	STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000394 AP DMA I2C Peripheral DMA Flush Register 00000000
5 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH

Type																		RW
Reset																		0

Bit(s)	Name	Description
0	FLUSH	<p>Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable</p>

11000398 AP DMA I2C 5 CON Peripheral DMA Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	FIX_EN	<p>Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX. 0: Does not use fixed pattern 1: Use fixed pattern</p>
0	DIR	<p>Half duplex peripheral DMA direction 0: TX 1: RX</p>

1100039C AP DMA I2C 5 TX MEM ADDR Peripheral DMA Memory Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s) Name	Description
31:0 TX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN.</p> <p>Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.</p>

110003A0 AP DMA I2C Peripheral DMA Memory Address Register 00000000
5 RX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.</p>

110003A4 AP DMA I2C Peripheral DMA Transfer Length Register 00000000
5 TX LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	<p>Peripheral DMA transfer length</p> <p>It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered.</p> <p>0: 0 byte transfer 1: 1 byte transfer</p>

110003A8 AP DMA I2C Peripheral DMA Transfer Length Register 00000000
5 RX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	<p>Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer</p>

110003B8 AP DMA I2C Peripheral DMA Internal Buffer Size Register 00000000
5 INT_BUF_SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT_BUF_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

110003D0 AP DMA I2C Peripheral DMA Debug Status 00000000
5 DEBUG STATUS 00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_A CT	RD_A CT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s) Name	Description
31:24 RADDR_D	Read point in internal buffer

Bit(s)	Name	Description
23:16	WADDR_D_LH	Write point latch in internal buffer
15:8	WADDR_D	Write point in internal buffer
5	WD_ACT	
4	RD_ACT	
3	WREQ	Write command request
2	RREQ	Read command request

110003D4 AP DMA I2C Peripheral DMA Memory 00000000
5 TX MEM Address Register
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_M EM_A DDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

110003D8 AP DMA I2C Peripheral DMA Memory 00000000
5 RX MEM Address Register
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_M EM_A DDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000400 AP DMA I2C Peripheral DMA Interrupt Flag 00000000
6 INT FLA Register
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_o	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_o	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it. 1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. 5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000404 AP DMA I2C Peripheral DMA Interrupt Enable Register 00000000
6 INT_EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTEN_FLAG_o	INTEN_RX_FLAG	INTEN_TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	INTEN_FLAG_o	Enables interrupt for FLAG_o 0: Disable 1: Enable
1	INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0	INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable 1: Enable

11000408 AP DMA I2C Peripheral DMA Enable Register 00000000
6 EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	<p>Enables peripheral DMA Set to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished.</p> <p>0: Disable 1: Enable</p>

1100040C AP DMA I2C **Peripheral DMA Reset Register** 00000000
6 RST

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	<p>Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable</p>
0	WARM_RST	<p>Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable</p>

11000410 AP DMA I2C **Peripheral DMA Enable Register** 00000000
6 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0	STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000414 AP DMA I2C Peripheral DMA Flush Register 00000000
6 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000418 AP DMA I2C Peripheral DMA Control Register 00000000
6 CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	FIX_EN	Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX. 0: Does not use fixed pattern 1: Use fixed pattern
0	DIR	Half duplex peripheral DMA direction 0: TX 1: RX

1100041C AP DMA I2C Peripheral DMA Memory 00000000
6 TX MEM Address Register
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	TX_MEM_ADDR	Peripheral DMA memory address It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN. Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.

11000420 AP DMA I2C Peripheral DMA Memory 00000000
6 RX MEM Address Register
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	Peripheral DMA memory address It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.

11000424 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

6 TX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

11000428 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

6 RX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

11000438 AP DMA I2C Peripheral DMA Internal Buffer Size Register **00000000**

6 INT_BUF

SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									INT_BUF_SIZE									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
7:0	INT_BUF_SIZE	Byte size in internal buffer

11000450 AP DMA I2C 6 DEBUG S TATUS 00 **Peripheral DMA Debug Status 00 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s)	Name	Description
31:24	RADDR_D	Read point in internal buffer
23:16	WADDR_D_LH	Write point latch in internal buffer
15:8	WADDR_D	Write point in internal buffer
5	WD_ACT	
4	RD_ACT	
3	WREQ	Write command request
2	RREQ	Read command request

11000454 AP DMA I2C 6 TX MEM ADDR2 **Peripheral DMA Memory Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000458 AP DMA I2C **Peripheral DMA Memory** **00000000**
6 RX MEM **Address Register**
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000480 AP DMA I2C **Peripheral DMA Interrupt Flag** **00000000**
7 INT FLA **Register**
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_0	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_0	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it. 1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. 5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000484 AP DMA I2C
7 INT EN

Peripheral DMA Interrupt
Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTE N_FL AG_o	INTE N_RX _FLA G	INTE N_TX _FLA G
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	INTEN_FLAG_o	Enables interrupt for FLAG_o 0: Disable 1: Enable
1	INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0	INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable 1: Enable

11000488 AP DMA I2C
7 EN

Peripheral DMA Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables peripheral DMA Set to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished. 0: Disable 1: Enable

1100048C AP DMA I2C
7 RST

Peripheral DMA Reset Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0	WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

11000490 AP DMA I2C Peripheral DMA Enable Register 00000000
7 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0	STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000494 AP DMA I2C Peripheral DMA Flush Register 00000000

7 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	<p>Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable</p>

11000498 AP DMA I2C

Peripheral DMA Control Register

00000000

7 CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 FIX_EN	<p>Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX. 0: Does not use fixed pattern 1: Use fixed pattern</p>
0 DIR	<p>Half duplex peripheral DMA direction 0: TX 1: RX</p>

1100049C AP DMA I2C

Peripheral DMA Memory Address Register

00000000

7 TX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN.</p> <p>Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.</p>

110004A0 AP DMA I2C Peripheral DMA Memory Address Register 00000000
7 RX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.</p>

110004A4 AP DMA I2C Peripheral DMA Transfer Length Register 00000000
7 TX LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	Peripheral DMA transfer length

Bit(s) Name	Description
	It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

110004A8 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

7 RX LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

110004B8 AP DMA I2C Peripheral DMA Internal Buffer Size Register **00000000**

7 INT BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT_BUF_SIZE															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

110004D0 AP DMA I2C Peripheral DMA Debug Status Register **00000000**

7 DEBUG STATUS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s)	Name	Description
31:24	RADDR_D	Read point in internal buffer
23:16	WADDR_D_LH	Write point latch in internal buffer
15:8	WADDR_D	Write point in internal buffer
5	WD_ACT	
4	RD_ACT	
3	WREQ	Write command request
2	RREQ	Read command request

110004D4 AP DMA I2C Peripheral DMA Memory 00000000
7 TX MEM **Address Register**
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

110004D8 AP DMA I2C Peripheral DMA Memory 00000000
7 RX MEM **Address Register**
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

**11000500 AP DMA I2C
8 INT_FLAG**
G

**Peripheral DMA Interrupt Flag
Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_o	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FLAG_o	Raised when TX-to-RX is asserted when DMA engine is running.
1	RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0	TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it. 1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. 5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

**11000504 AP DMA I2C
8 INT_EN**

**Peripheral DMA Interrupt
Enable Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTEN_FLAG_o	INTEN_RX_FLAG	INTEN_TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	INTEN_FLAG_o	Enables interrupt for FLAG_o 0: Disable 1: Enable
1	INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0	INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable

Bit(s) Name	Description
	1: Enable

11000508 AP DMA I2C Peripheral DMA Enable Register 00000000
8 EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description
0 EN	<p>Enables peripheral DMA Set to 1 to start DMA. When DMA is busy, EN will always be 1. When DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished.</p> <p>0: Disable 1: Enable</p>

1100050C AP DMA I2C Peripheral DMA Reset Register 00000000
8 RST

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	<p>Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.</p> <p>0: Disable 1: Enable</p>
0 WARM_RST	<p>Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism.</p> <p>0: Disable</p>

Bit(s) Name	Description
	1: Enable

11000510 AP DMA I2C Peripheral DMA Enable Register 00000000
8 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	STOP
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 PAUSE	Pauses peripheral DMA Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable
0 STOP	Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000514 AP DMA I2C Peripheral DMA Flush Register 00000000
8 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable

Bit(s) Name	Description
	1: Enable

11000518 AP DMA I2C Peripheral DMA Control Register 00000000
8 CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 FIX_EN	Peripheral DMA fixed pattern When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX. 0: Does not use fixed pattern 1: Use fixed pattern
0 DIR	Half duplex peripheral DMA direction 0: TX 1: RX

1100051C AP DMA I2C Peripheral DMA Memory Address Register 00000000
8 TX MEM ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TX_MEM_ADDR	Peripheral DMA memory address It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN. Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xfff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.

11000520 AP DMA I2C Peripheral DMA Memory Address Register 00000000
8 RX MEM

ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.</p>

11000524 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

8 TX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	<p>Peripheral DMA transfer length</p> <p>It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered.</p> <p>0: 0 byte transfer 1: 1 byte transfer</p>

11000528 AP DMA I2C Peripheral DMA Transfer Length Register **00000000**

8 RX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s) Name	Description
15:0 RX_LEN	Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer

11000538 AP DMA I2C 8 INT BUF SIZE **Peripheral DMA Internal Buffer Size Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									INT_BUF_SIZE							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

11000550 AP DMA I2C 8 DEBUG STATUS **Peripheral DMA Debug Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s) Name	Description
31:24 RADDR_D	Read point in internal buffer
23:16 WADDR_D_LH	Write point latch in internal buffer
15:8 WADDR_D	Write point in internal buffer
5 WD_ACT	
4 RD_ACT	
3 WREQ	Write command request
2 RREQ	Read command request

11000554 AP DMA I2C 8 TX MEM ADDR2 **Peripheral DMA Memory Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_MEM_ADDR2
Type																RW
Reset																0

Bit(s) Name	Description
0 TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000558 AP DMA I2C **Peripheral DMA Memory**
8 RX MEM **Address Register** **00000000**
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_MEM_ADDR2
Type																RW
Reset																0

Bit(s) Name	Description
0 RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000580 AP DMA I2C **Peripheral DMA Interrupt Flag**
9 INT FLA **Register** **00000000**
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FLAG_o	RX_FLAG	TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s) Name	Description
2 FLAG_o	Raised when TX-to-RX is asserted when DMA engine is running.
1 RX_FLAG	Raised when RX DMA is finished. Write 0 to clear it.
0 TX_FLAG	This flag is raised when TX DMA is finished. Write 0 to clear it.

Bit(s) Name	Description
	1. After normal operation is done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 2. If STOP =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 3. If FLUSH =1 and operation done, EN will be set from 1 to 0, and interrupt flag will be set to 1. 4. If WARM_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1. 5. If HARD_RST =1 and operation done, EN will be set from 1 to 0, and interrupt flag will not be set to 1.

11000584 AP DMA I2C Peripheral DMA Interrupt Enable Register 00000000
9 INT_EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														INTEN_FLAG_0	INTEN_RX_FLAG	INTEN_TX_FLAG
Type														RW	RW	RW
Reset														0	0	0

Bit(s) Name	Description
2 INTEN_FLAG_0	Enables interrupt for FLAG_0 0: Disable 1: Enable
1 INTEN_RX_FLAG	Enables interrupt for RX_FLAG 0: Disable 1: Enable
0 INTEN_TX_FLAG	Enables interrupt for TX_FLAG 0: Disable 1: Enable

11000588 AP DMA I2C Peripheral DMA Enable Register 00000000
9 EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description
0 EN	Enables peripheral DMA Set to 1 to start DMA. When DMA is busy, EN will always be 1. When

Bit(s) Name	Description
	<p>DMA is finished, EN will be set to 0. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When FLUSH is set, EN will be 0 after the nearest transaction is finished and all internal data are delivered to destination; then DMA stops. When STOP is set, EN will be 0 after the nearest transaction is finished.</p> <p>0: Disable 1: Enable</p>

1100058C AP DMA I2C Peripheral DMA Reset Register 00000000
9 RST

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD RST	WARM RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	<p>Peripheral DMA hard reset (reset regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable</p>
0 WARM_RST	<p>Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable</p>

11000590 AP DMA I2C Peripheral DMA Enable Register 00000000
9 STOP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUS E	STOP
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 PAUSE	Pauses peripheral DMA

Bit(s) Name	Description
0 STOP	<p>Set to 1 to pause DMA and back to 0 to resume DMA. 0: Disable 1: Enable</p> <p>Stops peripheral DMA Set to 1 to stop DMA and wait for EN to become 0. HW then auto sets STOP back to 0 to finish the stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable</p>

11000594 AP DMA I2C Peripheral DMA Flush Register 00000000
9 FLUSH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	<p>Flushes peripheral DMA Set to 1 to stop DMA and allow DMA to flush its internal buffer residual data to EMI. After flush is finished, DMA will set EN back to 0 and stop DMA. There may still be data not transferred (len may not be 0). SW will set FLUSH to 1, wait for EN to become 0, and HW will auto set FLUSH back to 0 to finish the flush mechanism. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable</p>

11000598 AP DMA I2C Peripheral DMA Control Register 00000000
9 CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FIX_EN	DIR
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 FIX_EN	Peripheral DMA fixed pattern

Bit(s) Name	Description
0 DIR	<p>When FIX_EN is turned on, DIR will be ignored, and DMA will always treat this transfer as TX.</p> <p>0: Does not use fixed pattern 1: Use fixed pattern</p> <p>Half duplex peripheral DMA direction 0: TX 1: RX</p>

1100059C AP DMA I2C Peripheral DMA Memory 00000000
9 TX MEM Address Register
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. When FIX_EN = 1, TX_MEM_ADDR will be treated as FIX_PATTERN.</p> <p>Do not set TX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be TX_MEM_ADDR when you use SYSRAM as a source memory.</p>

110005A0 AP DMA I2C Peripheral DMA Memory 00000000
9 RX MEM Address Register
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_MEM_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX_MEM_ADDR	<p>Peripheral DMA memory address</p> <p>It can be any byte alignment. This address will be increased after each bus transaction. DO NOT set RX_MEM_ADDR to be within the last 8 bytes before a 4KB boundary when you use SYSRAM as a destination, e.g. 0xff9 ~ 0xff are not allowed to be RX_MEM_ADDR when you use SYSRAM as a destination memory.</p>

110005A4 AP DMA I2C Peripheral DMA Transfer Length Register 00000000
9 TX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_LEN	<p>Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer</p>

110005A8 AP DMA I2C Peripheral DMA Transfer Length Register 00000000
9 RX_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_LEN	<p>Peripheral DMA transfer length It can be any byte alignment. This number will decrease after each bus transaction. This number also indicates how many data have not been delivered. 0: 0 byte transfer 1: 1 byte transfer</p>

110005B8 AP DMA I2C Peripheral DMA Internal Buffer Size Register 00000000
9 INT_BUF_SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT_BUF_SIZE															
Type	RO															

Reset																					0	0	0	0	0	0	0	0	0
-------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
7:0 INT_BUF_SIZE	Byte size in internal buffer

110005D0 AP DMA I2C 9 DEBUG S TATUS 00 **Peripheral DMA Debug Status 00 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO										RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0			0	0	0	0		

Bit(s) Name	Description
31:24 RADDR_D	Read point in internal buffer
23:16 WADDR_D_LH	Write point latch in internal buffer
15:8 WADDR_D	Write point in internal buffer
5 WD_ACT	
4 RD_ACT	
3 WREQ	Write command request
2 RREQ	Read command request

110005D4 AP DMA I2C 9 TX MEM ADDR2 **Peripheral DMA Memory Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_MEM_ADDR2
Type																RW
Reset																0

Bit(s) Name	Description
0 TX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

110005D8 AP DMA I2C 9 RX MEM ADDR2 **Peripheral DMA Memory Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_MEM_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_MEM_ADDR2	Peripheral DMA TX memory address bit [32]

11000600 AP_DMA_UART o TX_INT FLAG **UART TX Virtual FIFO Interrupt Flag Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLAG0	Write 0 to clear it. Interrupt will be issued to HW when FLAG=1. Mechanism: 1. SW puts data into VFF and detects TX_VFF_LEFT_SIZE is approaching 0. 2. SW sets INTEN=1 and leaves the task to wait for interrupt. 3. When HW delivers enough data to UART and makes TX_VFF_LEFT_SIZE >= TX_VFF_THRS, HW sets the flag to 1 and issues interrupt. 4. When SW receives this interrupt, it must set FLAG back to 0 and go on pushing data into VFF.

11000604 AP_DMA_UART o TX_INT EN **UART TX Virtual FIFO Interrupt Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Type																RW
Reset																0

Bit(s) Name	Description
0 INTEN	<p>Controls interrupt enabling</p> <p>This bit is used to control if the flag will be set to 1 when TX_VFF_LEFT_SIZE >= TX_VFF_THRS.</p> <p>0: Does not set flag to 1, even tx_vff_left_size >= tx_vff_thrs</p> <p>1: Set flag to 1 and HW auto set inten back to 0 when tx_vff_left_size >= tx_vff_thrs</p>

11000608 AP DMA UAR T o TX EN **UART TX Virtual FIFO Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description
0 EN	<p>Enables UART TX virtual FIFO</p> <p>Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When EN = 0 and MCU writes data to the VFF_W port (a AHB slave port), VFF_W will ignore this command, and the data will not be write to virtual FIFO.</p> <p>0: Disable</p> <p>1: Enable</p>

1100060C AP DMA UAR T o TX RST **UART TX Virtual FIFO Reset Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	<p>Peripheral DMA hard reset (regardless of the current transaction)</p> <p>SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.</p> <p>0: Disable</p>

Bit(s)	Name	Description
0	WARM_RST	<p>1: Enable</p> <p>Peripheral DMA warm reset (after the current transaction)</p> <p>SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism.</p> <p>0: Disable</p> <p>1: Enable</p>

11000610 AP DMA UART TX STOP **UART TX Virtual FIFO Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																RW
Reset																0

Bit(s)	Name	Description
0	STOP	<p>Stops UART TX virtual FIFO</p> <p>Set STOP to 1 to stop DMA, wait for EN to become 0 and set STOP back to 0 to finish stop mechanism.</p> <p>When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA.</p> <p><i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i></p> <p>0: Disable</p> <p>1: Enable</p>

11000614 AP DMA UART TX FLUSH **UART TX Virtual FIFO Flush Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	<p>Flushes UART TX virtual FIFO</p> <p>Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again.</p>

Bit(s) Name	Description
	<i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i>
	0: Flush finished
	1: Enable

1100061C AP DMA UAR **UART TX Virtual FIFO Base** **00000000**
T o TX VFF
ADDR **Address Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
31:3 TX_VFF_ADDR	UART memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

11000624 AP DMA UAR **UART TX Virtual FIFO Length** **00000000**
T o TX VFF
LEN **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
15:3 TX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

11000628 AP DMA UAR **UART TX Virtual FIFO** **00000000**
T o TX VFF
THRE **Threshold Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_THRE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_THRE	VFF threshold in byte alignment In TX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In RX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

1100062C AP DMA UAR **UART TX Virtual FIFO Write** **00000000**
T o TX VFF
WPT
Pointer Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP	TX VFF write pointer wrap bit It is initialized to 0. When wrapped to the ring head again, invert this bit. For UART TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.
15:0	TX_VFF_WPT	Byte alignment FIFO write pointer For UART TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.

11000630 AP DMA UAR **UART TX Virtual FIFO Read** **00000000**
T o TX VFF
RPT
Pointer Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_RPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_RPT															
Type	RO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
16	TX_VFF_RPT_WRAP	TX VFF read pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	TX_VFF_RPT	TX VFF read pointer maintained by hardware In byte alignment.

11000638 AP DMA UAR **UART Tx Internal Buffer Size** **00000000**
T o TX INT
BUF SIZE
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name													TX_INT_BUF_SIZE				
Type													RO				
Reset												0	0	0	0	0	

Bit(s)	Name	Description
4:0	TX_INT_BUF_SIZE	Virtual FIFO DMA TX internal buffer size 0: 0 byte 1: 1 byte

1100063C AP DMA UAR **UART Tx Virtual FIFO Valid Size** **00000000**
T o TX VFF
VALID SIZE
E
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_VALID_SIZE	TX virtual FIFO valid size 0: 0 byte 1: 1 byte

11000640 AP DMA UAR **UART Tx Virtual FIFO Left Size** **00000000**
T o TX VFF
LEFT SIZE
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_LEFT_SIZE	TX virtual FIFO left size 0: 0 byte 1: 1 byte

11000650 AP_DMA_UAR **UART Tx Debug Status** **00** **00000000**
T o TX_DEB
UG_STATUS
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name				RADDR_D									WADDR_D_LH					
Type				RO									RO					
Reset				0	0	0	0	0				0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name				WADDR_D									WD_ACT	RD_ACT	WREQ	RREQ		
Type				RO									RO	RO	RO	RO		
Reset				0	0	0	0	0			0	0	0	0				

Bit(s)	Name	Description
28:24	RADDR_D	
20:16	WADDR_D_LH	
12:8	WADDR_D	
5	WD_ACT	
4	RD_ACT	
3	WREQ	
2	RREQ	

11000654 AP_DMA_UAR **UART TX Virtual FIFO Base** **00000000**
T o TX_VFF
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_VFF_ADDR2
Type																RW
Reset																0

Bit(s) Name	Description
0 TX_VFF_ADDR2	UART memory address bit[32]

11000658 AP DMA UAR **UART TX Virtual FIFO Write** **00000000**
T o TX VFF **Pointer Register by HW Control**
WPT VALID

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP_VALID
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
16 TX_VFF_WPT_WRAP_VALID	TX VFF write pointer wrap bit If FLUSH= 0, sync to TX_VFF_WPT_WRAP. If flush, it will not update the value until the flush is finished.
15:0 TX_VFF_WPT_VALID	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

1100065C AP DMA UAR **UART TX Virtual FIFO Write** **00000000**
T o TX VFF **Pointer Register by HW Control**
WPT VALID

2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_VFF_WPT_VALID2	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

11000660 AP DMA UAR **UART TX Virtual FIFO Flush** **00000000**
T o TX FLU **Status Register**

SH_ACT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FLUSH_NEXT	FLUSH_ACT
Type															RO	RO
Reset															0	0

Bit(s)	Name	Description
1	FLUSH_NEXT	There is a flush command when the UART TX channel is flushing.
0	FLUSH_ACT	UART TX channel flush status

11000664 AP_DMA_UART o TX HW FLUSH **UART TX Virtual FIFO HW Flush Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																HW_FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	HW_FLUSH	Flush control bit Controls the UART TX write pointer if the SW setting value at flushing is updated. 0: Update wpt with SW setting 1: Update wpt when flush =0

11000668 AP_DMA_UART o TX VFF WPT REAL **UART TX Virtual FIFO Write Pointer Register Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WPT_REAL
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_REAL															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_REAL	TX VFF write pointer wrap bit If HW_FLUSH = 1, sync to TX_VFF_WPT_WRAP_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT_WRAP.
15:0	TX_VFF_WPT_REAL	TX VFF write pointer If HW_FLUSH = 1, sync to TX_VFF_WPT_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT.

11000700 AP DMA UAR **UART TX Virtual FIFO Interrupt** **00000000**
T 1 TX INT **Flag Register**
FLAG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLAG0	Write 0 to clear it. Interrupt will be issued to HW when FLAG=1. Mechanism: 1. SW puts data into VFF and detects TX_VFF_LEFT_SIZE is approaching 0. 2. SW sets INTEN=1 and leaves the task to wait for interrupt. 3. When HW delivers enough data to UART and makes TX_VFF_LEFT_SIZE >= TX_VFF_THRS, HW sets the flag to 1 and issues interrupt. 4. When SW receives this interrupt, it must set FLAG back to 0 and go on pushing data into VFF.

11000704 AP DMA UAR **UART TX Virtual FIFO Interrupt** **00000000**
T 1 TX INT **Enable Register**
EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Type																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	Controls interrupt enabling This bit is used to control if the flag will be set to 1 when

Bit(s) Name	Description
	TX_VFF_LEFT_SIZE >= TX_VFF_THRS. 0: Does not set flag to 1, even tx_vff_left_size >= tx_vff_thrs 1: Set flag to 1 and HW auto set inten back to 0 when tx_vff_left_size >= tx_vff_thrs

11000708 AP DMA UAR UART TX Virtual FIFO Enable 00000000
T 1 TX EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description
0 EN	Enables UART TX virtual FIFO Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When EN = 0 and MCU writes data to the VFF_W port (a AHB slave port), VFF_W will ignore this command, and the data will not be writte to virtual FIFO. 0: Disable 1: Enable

1100070C AP DMA UAR UART TX Virtual FIFO Reset 00000000
T 1 TX RST Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD _RST	WARM _RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	Peripheral DMA hard reset (regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0 WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RSTt to 1 and waits for EN to become 0. HW auto

Bit(s) Name	Description
	sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

11000710 AP DMA UAR **UART TX Virtual FIFO Enable** **00000000**
T 1 TX STO **Register**
P

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																RW
Reset																0

Bit(s) Name	Description
0 STOP	Stops UART TX virtual FIFO Set STOP to 1 to stop DMA, wait for EN to become 0 and set STOP back to 0 to finish stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000714 AP DMA UAR **UART TX Virtual FIFO Flush** **00000000**
T 1 TX FLU **Register**
SH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	Flushes UART TX virtual FIFO Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Flush finished 1: Enable

Bit(s) Name	Description
1100071C <u>AP DMA UAR</u> <u>T 1 TX VFF</u> <u>ADDR</u>	UART TX Virtual FIFO Base Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	TX_VFF_ADDR																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	TX_VFF_ADDR																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
31:3 TX_VFF_ADDR	UART memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

Bit(s) Name	Description
11000724 <u>AP DMA UAR</u> <u>T 1 TX VFF</u> <u>LEN</u>	UART TX Virtual FIFO Length Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s) Name	Description
15:3 TX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

Bit(s) Name	Description
11000728 <u>AP DMA UAR</u> <u>T 1 TX VFF</u> <u>THRE</u>	UART TX Virtual FIFO Threshold Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_THRE															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_VFF_THRE	VFF threshold in byte alignment In TX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In RX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

1100072C AP DMA UAR **UART TX Virtual FIFO Write** **00000000**
T 1 TX VFF
WPT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
16 TX_VFF_WPT_WRAP	TX VFF write pointer wrap bit It is initialized to 0. When wrapped to the ring head again, invert this bit. For UART TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.
15:0 TX_VFF_WPT	Byte alignment FIFO write pointer For UART TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.

11000730 AP DMA UAR **UART TX Virtual FIFO Read** **00000000**
T 1 TX VFF
RPT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_RPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_RPT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s)	Name	Description
16	TX_VFF_RPT_WRAP	TX VFF read pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	TX_VFF_RPT	TX VFF read pointer maintained by hardware In byte alignment.

11000738 AP DMA UAR **UART Tx Internal Buffer Size** **00000000**
T 1 TX INT
BUF SIZE
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												TX_INT_BUF_SIZE				
Type												RO				
Reset												0	0	0	0	0

Bit(s)	Name	Description
4:0	TX_INT_BUF_SIZE	Virtual FIFO DMA TX internal buffer size 0: 0 byte 1: 1 byte

1100073C AP DMA UAR **UART Tx Virtual FIFO Valid Size** **00000000**
T 1 TX VFF
VALID SIZ
E
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_VALID_SIZE	TX virtual FIFO valid size 0: 0 byte 1: 1 byte

11000740 AP DMA UAR **UART Tx Virtual FIFO Left Size** **00000000**
T 1 TX VFF
LEFT SIZE
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_LEFT_SIZE	TX virtual FIFO left size 0: 0 byte 1: 1 byte

11000750 AP DMA UAR UART Tx Debug Status 00 00000000
T 1 TX DEB
UG STATUS
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset				0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D								WD_ACT		RD_ACT		WREQ		RREQ	
Type	RO								RO		RO		RO			
Reset				0	0	0	0	0			0	0	0	0		

Bit(s)	Name	Description
28:24	RADDR_D	
20:16	WADDR_D_LH	
12:8	WADDR_D	
5	WD_ACT	
4	RD_ACT	
3	WREQ	
2	RREQ	

11000754 AP DMA UAR UART TX Virtual FIFO Base 00000000
T 1 TX VFF
ADDR2
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_VFF_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_VFF_ADDR2	UART memory address bit[32]

Bit(s)	Name	Description	Value
11000758	<u>AP DMA UAR</u> <u>T 1 TX VFF</u> <u>WPT VALID</u>	UART TX Virtual FIFO Write Pointer Register by HW Control	00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP_VALID
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_VALID	TX VFF write pointer wrap bit If FLUSH= 0, sync to TX_VFF_WPT_WRAP. If flush, it will not update the value until the flush is finished.
15:0	TX_VFF_WPT_VALID	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

1100075C	<u>AP DMA UAR</u> <u>T 1 TX VFF</u> <u>WPT VALID</u> <u>2</u>	UART TX Virtual FIFO Write Pointer Register by HW Control	00000000
----------	--	--	----------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_WPT_VALID2	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

11000760	<u>AP DMA UAR</u> <u>T 1 TX FLU</u> <u>SH ACT</u>	UART TX Virtual FIFO Flush Status Register	00000000
----------	---	---	----------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FLUSH_NEXT	FLUSH_ACT
Type															RO	RO
Reset															0	0

Bit(s)	Name	Description
1	FLUSH_NEXT	There is a flush command when the UART TX channel is flushing.
0	FLUSH_ACT	UART TX channel flush status

11000764 AP_DMA_UART_1_TX_HW_FLUSH **UART TX Virtual FIFO HW Flush Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																HW_FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	HW_FLUSH	Flush control bit Controls the UART TX write pointer if the SW setting value at flushing is updated. 0: Update wpt with SW setting 1: Update wpt when flush =0

11000768 AP_DMA_UART_1_TX_VFF_WPT_REAL **UART TX Virtual FIFO Write Pointer Register Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_REAL
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_REAL															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_REAL	TX VFF write pointer wrap bit If HW_FLUSH = 1, sync to TX_VFF_WPT_WRAP_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT_WRAP.
15:0	TX_VFF_WPT_REAL	TX VFF write pointer If HW_FLUSH = 1, sync to TX_VFF_WPT_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT.

11000800 AP DMA UART TX INT FLAG **UART TX Virtual FIFO Interrupt Flag Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLAG0	Write 0 to clear it. Interrupt will be issued to HW when FLAG=1. Mechanism: 1. SW puts data into VFF and detects TX_VFF_LEFT_SIZE is approaching 0. 2. SW sets INTEN=1 and leaves the task to wait for interrupt. 3. When HW delivers enough data to UART and makes TX_VFF_LEFT_SIZE >= TX_VFF_THRS, HW sets the flag to 1 and issues interrupt. 4. When SW receives this interrupt, it must set FLAG back to 0 and go on pushing data into VFF.

11000804 AP DMA UART TX INT EN **UART TX Virtual FIFO Interrupt Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Type																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	Controls interrupt enabling This bit is used to control if the flag will be set to 1 when TX_VFF_LEFT_SIZE >= TX_VFF_THRS.

Bit(s) Name	Description
	0: Does not set flag to 1, even tx_vff_left_size >= tx_vff_thrs 1: Set flag to 1 and HW auto set inten back to 0 when tx_vff_left_size >= tx_vff_thrs

11000808 AP DMA UAR UART TX Virtual FIFO Enable 00000000
T 2 TX EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description
0 EN	Enables UART TX virtual FIFO Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When EN = 0 and MCU writes data to the VFF_W port (a AHB slave port), VFF_W will ignore this command, and the data will not be write to virtual FIFO. 0: Disable 1: Enable

1100080C AP DMA UAR UART TX Virtual FIFO Reset 00000000
T 2 TX RST Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD RST	WARM RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	Peripheral DMA hard reset (regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0 WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism.

Bit(s) Name	Description
	0: Disable 1: Enable

11000810 AP DMA UAR **UART TX Virtual FIFO Enable** **00000000**
T 2 TX STO
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																RW
Reset																0

Bit(s) Name	Description
0 STOP	Stops UART TX virtual FIFO Set STOP to 1 to stop DMA, wait for EN to become 0 and set STOP back to 0 to finish stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable

11000814 AP DMA UAR **UART TX Virtual FIFO Flush** **00000000**
T 2 TX FLU
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	Flushes UART TX virtual FIFO Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Flush finished 1: Enable

1100081C AP DMA UAR **UART TX Virtual FIFO Base** **00000000**
T 2 TX VFF
ADDR
Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:3 TX_VFF_ADDR	UART memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

11000824 AP DMA UAR **UART TX Virtual FIFO Length** **00000000**
T 2 TX VFF
LEN
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:3 TX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

11000828 AP DMA UAR **UART TX Virtual FIFO** **00000000**
T 2 TX VFF
THRE
Threshold Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_THRE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_THRE	VFF threshold in byte alignment In TX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In RX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

1100082C AP DMA UAR **UART TX Virtual FIFO Write** **00000000**
T 2 TX VFF
WPT
Pointer Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP	TX VFF write pointer wrap bit It is initialized to 0. When wrapped to the ring head again, invert this bit. For UART TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.
15:0	TX_VFF_WPT	Byte alignment FIFO write pointer For UART TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.

11000830 AP DMA UAR **UART TX Virtual FIFO Read** **00000000**
T 2 TX VFF
RPT
Pointer Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_RPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_RPT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_RPT_WRAP	TX VFF read pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	TX_VFF_RPT	TX VFF read pointer maintained by hardware

Bit(s) Name	Description
	In byte alignment.

11000838 AP DMA UAR **UART Tx Internal Buffer Size** **00000000**
T 2 TX INT
BUF SIZE
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_INT_BUF_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
4:0 TX_INT_BUF_SIZE	Virtual FIFO DMA TX internal buffer size 0: 0 byte 1: 1 byte

1100083C AP DMA UAR **UART Tx Virtual FIFO Valid Size** **00000000**
T 2 TX VFF
VALID SIZ
E
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_VFF_VALID_SIZE	TX virtual FIFO valid size 0: 0 byte 1: 1 byte

11000840 AP DMA UAR **UART Tx Virtual FIFO Left Size** **00000000**
T 2 TX VFF
LEFT SIZE
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEFT_SIZE															

Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_VFF_LEFT_SIZE	TX virtual FIFO left size 0: 0 byte 1: 1 byte

11000850 AP DMA UAR **UART Tx Debug Status 00** **00000000**
T 2 TX DEB
UG STATUS
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset				0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D								WD_ACT		RD_ACT		WREQ		RREQ	
Type	RO								RO		RO		RO			
Reset				0	0	0	0	0			0	0	0	0		

Bit(s) Name	Description
28:24 RADDR_D	
20:16 WADDR_D_LH	
12:8 WADDR_D	
5 WD_ACT	
4 RD_ACT	
3 WREQ	
2 RREQ	

11000854 AP DMA UAR **UART TX Virtual FIFO Base** **00000000**
T 2 TX VFF
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_VFF_ADDR2
Type																RW
Reset																0

Bit(s) Name	Description
0 TX_VFF_ADDR2	UART memory address bit[32]

11000858 AP DMA UAR
T 2 TX VFF
WPT_VALID

UART TX Virtual FIFO Write
 Pointer Register by HW Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP_VALID
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_VALID	TX VFF write pointer wrap bit If FLUSH= 0, sync to TX_VFF_WPT_WRAP. If flush, it will not update the value until the flush is finished.
15:0	TX_VFF_WPT_VALID	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

1100085C AP DMA UAR
T 2 TX VFF
WPT_VALID
2

UART TX Virtual FIFO Write
 Pointer Register by HW Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_WPT_VALID2	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

11000860 AP DMA UAR
T 2 TX FLU
SH_ACT

UART TX Virtual FIFO Flush
 Status Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																		FLUSH_NEXT	FLUSH_ACT	
Type																			RO	RO
Reset																			0	0

Bit(s)	Name	Description
1	FLUSH_NEXT	There is a flush command when the UART TX channel is flushing.
0	FLUSH_ACT	UART TX channel flush status

11000864 AP_DMA_UAR T_2_TX_HW FLUSH **UART TX Virtual FIFO HW Flush Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																HW_FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	HW_FLUSH	Flush control bit Controls the UART TX write pointer if the SW setting value at flushing is updated. 0: Update wpt with SW setting 1: Update wpt when flush =0

11000868 AP_DMA_UAR T_2_TX_VFF WPT_REAL **UART TX Virtual FIFO Write Pointer Register Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP_REAL
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_REAL															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_REAL	TX VFF write pointer wrap bit If HW_FLUSH = 1, sync to TX_VFF_WPT_WRAP_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT_WRAP.
15:0	TX_VFF_WPT_REAL	TX VFF write pointer

Bit(s) Name	Description
	If HW_FLUSH = 1, sync to TX_VFF_WPT_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT.

11000900 AP DMA UAR **UART TX Virtual FIFO Interrupt** **00000000**
T 3 TX INT
FLAG
Flag Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Type																o
Reset																o

Bit(s) Name	Description
o FLAGo	<p>Write o to clear it.</p> <p>Interrupt will be issued to HW when FLAG=1.</p> <p>Mechanism:</p> <ol style="list-style-type: none"> 1. SW puts data into VFF and detects TX_VFF_LEFT_SIZE is approaching o. 2. SW sets INTEN=1 and leaves the task to wait for interrupt. 3. When HW delivers enough data to UART and makes TX_VFF_LEFT_SIZE >= TX_VFF_THRS, HW sets the flag to 1 and issues interrupt. 4. When SW receives this interrupt, it must set FLAG back to o and go on pushing data into VFF.

11000904 AP DMA UAR **UART TX Virtual FIFO Interrupt** **00000000**
T 3 TX INT
EN
Enable Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTE
Type																N
Reset																o

Bit(s) Name	Description
o INTEN	<p>Controls interrupt enabling</p> <p>This bit is used to control if the flag will be set to 1 when TX_VFF_LEFT_SIZE >= TX_VFF_THRS.</p> <p>o: Does not set flag to 1, even tx_vff_left_size >= tx_vff_thrs</p> <p>1: Set flag to 1 and HW auto set inten back to o when tx_vff_left_size >= tx_vff_thrs</p>

11000908 AP DMA UAR UART TX Virtual FIFO Enable 00000000
T 3 TX EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	<p>Enables UART TX virtual FIFO Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When EN = 0 and MCU writes data to the VFF_W port (a AHB slave port), VFF_W will ignore this command, and the data will not be write to virtual FIFO. 0: Disable 1: Enable</p>

1100090C AP DMA UAR UART TX Virtual FIFO Reset 00000000
T 3 TX RST Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	<p>Peripheral DMA hard reset (regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable</p>
0	WARM_RST	<p>Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable</p>

11000910 AP DMA UAR **UART TX Virtual FIFO Enable** **00000000**
T 3 TX STO
P
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																RW
Reset																0

Bit(s) Name	Description
0 STOP	<p>Stops UART TX virtual FIFO Set STOP to 1 to stop DMA, wait for EN to become 0 and set STOP back to 0 to finish stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable</p>

11000914 AP DMA UAR **UART TX Virtual FIFO Flush** **00000000**
T 3 TX FLU
SH
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	<p>Flushes UART TX virtual FIFO Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Flush finished 1: Enable</p>

1100091C AP DMA UAR **UART TX Virtual FIFO Base** **00000000**
T 3 TX VFF
ADDR
Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	TX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
31:3 TX_VFF_ADDR	UART memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

11000924 AP DMA UAR T 3 TX VFF LEN **UART TX Virtual FIFO Length Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
15:3 TX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

11000928 AP DMA UAR T 3 TX VFF THRE **UART TX Virtual FIFO Threshold Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_THRE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_VFF_THRE	VFF threshold in byte alignment In TX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In RX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

Bit(s) Name	Description	Value
1100092C <u>AP DMA UAR</u> <u>T 3 TX VFF</u> <u>WPT</u>	UART TX Virtual FIFO Write Pointer Register	00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
16 TX_VFF_WPT_WRAP	TX VFF write pointer wrap bit It is initialized to 0. When wrapped to the ring head again, invert this bit. For UART TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.
15:0 TX_VFF_WPT	Byte alignment FIFO write pointer For UART TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.

11000930 <u>AP DMA UAR</u> <u>T 3 TX VFF</u> <u>RPT</u>	UART TX Virtual FIFO Read Pointer Register	00000000
---	---	----------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_RPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_RPT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
16 TX_VFF_RPT_WRAP	TX VFF read pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0 TX_VFF_RPT	TX VFF read pointer maintained by hardware In byte alignment.

11000938 AP DMA UAR **UART Tx Internal Buffer Size** **00000000**
T 3 TX INT
BUF SIZE **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TX_INT_BUF_SIZE			
Type													RO			
Reset												0	0	0	0	0

Bit(s) Name	Description
4:0 TX_INT_BUF_SIZE	Virtual FIFO DMA TX internal buffer size 0: 0 byte 1: 1 byte

1100093C AP DMA UAR **UART Tx Virtual FIFO Valid Size** **00000000**
T 3 TX VFF
VALID SIZ
E **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 TX_VFF_VALID_SIZE	TX virtual FIFO valid size 0: 0 byte 1: 1 byte

11000940 AP DMA UAR **UART Tx Virtual FIFO Left Size** **00000000**
T 3 TX VFF
LEFT SIZE **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s)	Name	Description
15:0	TX_VFF_LEFT_SIZE	TX virtual FIFO left size 0: 0 byte 1: 1 byte

11000950 AP DMA UAR **UART Tx Debug Status** 00 00000000
T 3 TX DEB
UG STATUS
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				RADDR_D									WADDR_D_LH				
Type				RO									RO				
Reset				0	0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				WADDR_D								WD_ACT	RD_ACT	WREQ	RREQ		
Type				RO								RO	RO	RO	RO		
Reset				0	0	0	0	0			0	0	0	0			

Bit(s)	Name	Description
28:24	RADDR_D	
20:16	WADDR_D_LH	
12:8	WADDR_D	
5	WD_ACT	
4	RD_ACT	
3	WREQ	
2	RREQ	

11000954 AP DMA UAR **UART TX Virtual FIFO Base** 00000000
T 3 TX VFF
ADDR2
Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_VFF_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_VFF_ADDR2	UART memory address bit[32]

11000958 AP DMA UAR **UART TX Virtual FIFO Write** 00000000
T 3 TX VFF
WPT VALID
Pointer Register by HW Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP_VALID
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_VALID	TX VFF write pointer wrap bit If FLUSH= 0, sync to TX_VFF_WPT_WRAP. If flush, it will not update the value until the flush is finished.
15:0	TX_VFF_WPT_VALID	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

1100095C AP DMA UAR **UART TX Virtual FIFO Write Pointer Register by HW Control** **00000000**
T 3 TX VFF WPT VALID
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_WPT_VALID2	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

11000960 AP DMA UAR **UART TX Virtual FIFO Flush Status Register** **00000000**
T 3 TX FLU SH ACT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FLUSH_XT	FLUSH_ACT

Type																		RO	RO
Reset																		0	0

Bit(s)	Name	Description
1	FLUSH_NEXT	There is a flush command when the UART TX channel is flushing.
0	FLUSH_ACT	UART TX channel flush status

11000964 AP DMA UAR **UART TX Virtual FIFO HW** **00000000**
T 3 TX HW
FLUSH **Flush Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	HW_F LUSH
Type																	RW
Reset																	0

Bit(s)	Name	Description
0	HW_FLUSH	Flush control bit Controls the UART TX write pointer if the SW setting value at flushing is updated. 0: Update wpt with SW setting 1: Update wpt when flush =0

11000968 AP DMA UAR **UART TX Virtual FIFO Write** **00000000**
T 3 TX VFF
WPT REAL **Pointer Register Value**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	TX_V FF_W PT_W RAP_ REAL
Type																	RO
Reset																	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	TX_VFF_WPT_REAL																
Type	RO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_REAL	TX VFF write pointer wrap bit If HW_FLUSH = 1, sync to TX_VFF_WPT_WRAP_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT_WRAP.
15:0	TX_VFF_WPT_REAL	TX VFF write pointer If HW_FLUSH = 1, sync to TX_VFF_WPT_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT.

11000A00 AP DMA BTI
F 0 TX INT
FLAG

**BTIF TX Virtual FIFO Interrupt
Flag Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLAG
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLAG0	<p>Write 0 to clear it. Interrupt will be issued to HW when FLAG=1. Mechanism: 1. SW puts data into VFF and detects TX_VFF_LEFT_SIZE is approaching 0. 2. SW sets INTEN=1 and leaves the task to wait for interrupt. 3. When HW delivers enough data to BTIF and makes TX_VFF_LEFT_SIZE >= TX_VFF_THRS, HW sets the flag to 1 and issues interrupt. 4. When SW receives this interrupt, it must set FLAG back to 0 and go on pushing data into VFF.</p>

11000A04 AP DMA BTI
F 0 TX INT
EN

**BTIF TX Virtual FIFO Interrupt
Enable Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INTEN
Type																RW
Reset																0

Bit(s)	Name	Description
0	INTEN	<p>Controls interrupt enabling This bit is used to control if the flag will be set to 1 when TX_VFF_LEFT_SIZE >= TX_VFF_THRS. 0: Does not set flag to 1, even tx_vff_left_size >= tx_vff_thrs 1: Set flag to 1 and HW auto set inten back to 0 when tx_vff_left_size >= tx_vff_thrs</p>

11000A08 AP DMA BTI
F 0 TX EN

**BTIF TX Virtual FIFO Enable
Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description
0 EN	<p>Enables BTIF TX virtual FIFO</p> <p>Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. When EN = 0 and MCU writes data to the VFF_W port (a AHB slave port), VFF_W will ignore this command, and the data will not be written to virtual FIFO.</p> <p>0: Disable 1: Enable</p>

11000A0C AP DMA BTIF o TX RST Register **BTIF TX Virtual FIFO Reset Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	<p>Peripheral DMA hard reset (regardless of the current transaction)</p> <p>SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.</p> <p>0: Disable 1: Enable</p>
0 WARM_RST	<p>Peripheral DMA warm reset (after the current transaction)</p> <p>SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism.</p> <p>0: Disable 1: Enable</p>

11000A10 AP DMA BTIF o TX STO P Register **BTIF TX Virtual FIFO Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																RW
Reset																0

Bit(s)	Name	Description
0	STOP	<p>Stops BTIF TX virtual FIFO Set STOP to 1 to stop DMA, wait for EN to become 0 and set STOP back to 0 to finish stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Disable 1: Enable</p>

11000A14 AP DMA BTIF **BTIF TX Virtual FIFO Flush** **00000000**
F 0 TX FLU **Register**
SH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	FLUSH	<p>Flushes BTIF TX virtual FIFO Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Flush finished 1: Enable</p>

11000A1C AP DMA BTIF **BTIF TX Virtual FIFO Base** **00000000**
F 0 TX VFF **Address Register**
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	TX_VFF_ADDR																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
31:3 TX_VFF_ADDR	BTIF memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

11000A24 AP DMA BTI **BTIF TX Virtual FIFO Length** **00000000**
F o TX VFF **Register**
LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	TX_VFF_LEN																		
Type	RW																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
15:3 TX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

11000A28 AP DMA BTI **BTIF TX Virtual FIFO Threshold** **00000000**
F o TX VFF **Register**
THRE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	TX_VFF_THRE																		
Type	RW																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
15:0 TX_VFF_THRE	VFF threshold in byte alignment In TX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In RX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

11000A2C AP DMA BTI **BTIF TX Virtual FIFO Write** **00000000**

F o TX VFF
WPT **Pointer Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP	TX VFF write pointer wrap bit It is initialized to 0. When wrapped to the ring head again, invert this bit. For BTIF TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.
15:0	TX_VFF_WPT	Byte alignment FIFO write pointer For BTIF TX, this pointer is read only. (VFF is maintained by hardware.) For BTIF TX VFF, the write pointer is maintained by software.

11000A30 AP DMA BTIF **BTIF TX Virtual FIFO Read** **00000000**
F o TX VFF **Pointer Register**
RPT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_RPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_RPT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_RPT_WRAP	TX VFF read pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	TX_VFF_RPT	TX VFF read pointer maintained by hardware In byte alignment.

11000A38 AP DMA BTIF **BTIF Tx Internal Buffer Size** **00000000**
F o TX INT **Register**
BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												TX_INT_BUF_SIZE				
Type												RO				
Reset												0	0	0	0	0

Bit(s)	Name	Description
4:0	TX_INT_BUF_SIZE	Virtual FIFO DMA TX internal buffer size 0: 0 byte 1: 1 byte

11000A3C AP DMA BTIF Tx Virtual FIFO Valid Size Register **00000000**
F o TX VFF
VALID SIZ
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_VALID_SIZE	TX virtual FIFO valid size 0: 0 byte 1: 1 byte

11000A40 AP DMA BTIF Tx Virtual FIFO Left Size Register **00000000**
F o TX VFF
LEFT SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_LEFT_SIZE	TX virtual FIFO left size 0: 0 byte 1: 1 byte

11000A50 AP DMA BTI
F o TX DEB
UG STATUS
00

BTIF Tx Debug Status 00

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name				RADDR_D											WADDR_D_LH				
Type				RO											RO				
Reset				0	0	0	0	0				0	0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name				WADDR_D										WD_ACT	RD_ACT	WREQ	RREQ		
Type				RO										RO	RO	RO	RO		
Reset				0	0	0	0	0			0	0	0	0					

Bit(s)	Name	Description
28:24	RADDR_D	
20:16	WADDR_D_LH	
12:8	WADDR_D	
5	WD_ACT	
4	RD_ACT	
3	WREQ	
2	RREQ	

11000A54 AP DMA BTI
F o TX VFF
ADDR2

**BTIF TX Virtual FIFO Base
Address Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TX_VFF_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	TX_VFF_ADDR2	BTIF memory address bit[32]

11000A58 AP DMA BTI
F o TX VFF
WPT VALID

**BTIF TX Virtual FIFO Write
Pointer Register by HW Control**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_VFF_WPT_VALID
Type																RO

Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_VALID	TX VFF write pointer wrap bit If FLUSH= 0, sync to TX_VFF_WPT_WRAP. If flush, it will not update the value until the flush is finished.
15:0	TX_VFF_WPT_VALID	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

11000A5C AP DMA BTIF TX Virtual FIFO Write Pointer Register by HW Control **00000000**

F o TX VFF WPT VALID

2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_VALID2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	TX_VFF_WPT_VALID2	TX VFF write pointer If FLUSH= 0, sync to TX_VFF_WPT. If flush, it will not update the value until the flush is finished.

11000A60 AP DMA BTIF TX Virtual FIFO Flush Status Register **00000000**

F o TX FLUSH ACT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FLUSH_NEXT	FLUSH_ACT
Type															RO	RO
Reset															0	0

Bit(s)	Name	Description
1	FLUSH_NEXT	There is a flush command when the BTIF TX channel is flushing.
0	FLUSH_ACT	BTIF TX channel flush status

Bit(s)	Name	Description	Reset
11000A64	<u>AP DMA BTI</u> <u>F o TX HW</u> <u>FLUSH</u>	BTIF TX Virtual FIFO HW Flush Register	00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																HW_F LUSH
Type																RW
Reset																0

Bit(s)	Name	Description
0	HW_FLUSH	Flush control bit Controls the BTIF TX write pointer if the SW setting value at flushing is updated. 0: Update wpt with SW setting 1: Update wpt when flush =0

Bit(s)	Name	Description	Reset
11000A68	<u>AP DMA BTI</u> <u>F o TX VFF</u> <u>WPT REAL</u>	BTIF TX Virtual FIFO Write Pointer Register Value	00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																TX_V FF_W PT_W RAP_ REAL
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_VFF_WPT_REAL															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	TX_VFF_WPT_WRAP_REAL	TX VFF write pointer wrap bit If HW_FLUSH = 1, sync to TX_VFF_WPT_WRAP_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT_WRAP.
15:0	TX_VFF_WPT_REAL	TX VFF write pointer If HW_FLUSH = 1, sync to TX_VFF_WPT_VALID. If HW_FLUSH = 0, sync to TX_VFF_WPT.

Bit(s)	Name	Description	Reset
11000680	<u>AP DMA UAR</u> <u>T o RX INT</u> <u>FLAG</u>	UART RX Virtual FIFO Interrupt Flag Register	00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FLAG1	FLAG0
Type															W1C	W1C
Reset															0	0

Bit(s)	Name	Description
1	FLAG1	Write 1 to clear it. This flag is raised when UART issues flush to DMA and all data in UART FIFO are transferred to VFF.
0	FLAG0	Write 1 to clear it. This flag is raised when rx_vff_valid_size >= rx_vff_thre. (VFF is almost full and MCU needs to consume those data.)

11000684 AP DMA UAR UART RX Virtual FIFO **00000000**
T o RX INT Interrupt Enable Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															INTE1	INTE0
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	INTEN1	Controls interrupt enabling Only when this bit is set to 1 will flag1 be set to 1, and the interrupt will be sent out to CPU. However even without this bit set to 1, flag1 will still be set to 1 regardless of this bit. 0: Disable 1: Enable
0	INTEN0	Controls interrupt enabling Only when this bit is set to 1 will flag0 be set to 1, and the interrupt will be sent out to CPU. However even without this bit set to 1, flag0 will still be set to 1 regardless of this bit. 0: Disable 1: Enable

11000688 AP DMA UAR UART RX Virtual FIFO Enable **00000000**
T o RX EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Reset																	0
-------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---

Bit(s) Name	Description
0 STOP	Stops UART RX virtual FIFO Set STOP to 1 to stop DMA, wait for EN to become 0 and set STOP back to 0 to finish stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. 0: Disable 1: Enable

11000694 AP_DMA_UART o RX_FLUSH SH **UART RX Virtual FIFO Flush Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	Flushes UART RX virtual FIFO Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Flush finished 1: Enable

1100069C AP_DMA_UART o RX_VFF_ADDR **UART RX Virtual FIFO Base Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:3 RX_VFF_ADDR	UART memory address Must be 8-byte aligned.

Bit(s) Name	Description
	Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

110006A4 AP DMA UAR **UART RX Virtual FIFO Length** **00000000**
T o RX VFF
LEN **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
15:3 RX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

110006A8 AP DMA UAR **UART RX Virtual FIFO** **00000000**
T o RX VFF
THRE **Threshold Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_THRE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_THRE	VFF threshold in byte alignment In RX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In TX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

110006AC AP DMA UAR **UART RX Virtual FIFO Write** **00000000**
T o RX VFF
WPT **Pointer Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_WPT_WRAP

Type																	RO
Reset																	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RX_VFF_WPT																
Type	RO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	RX_VFF_WPT_WRAP	RX VFF write pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	RX_VFF_WPT	RX VFF write pointer maintained by hardware In byte alignment.

110006B0 AP DMA UAR **UART RX Virtual FIFO Read** **00000000**
To RX VFF
RPT
Pointer Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_RPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_RPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	RX_VFF_RPT_WRAP	RX VFF read pointer wrap bit maintained by software It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	RX_VFF_RPT	RX VFF read pointer maintained by software In byte alignment.

110006B4 AP DMA UAR **UART RX Virtual FIFO Flow** **00000000**
To RX FLOW
CTRL THRE
E
Control Threshold

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_FLOW_CTRL_THRE
Type																RW
Reset											0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s) Name	Description
7:0 RX_FLOW_CTRL_THRE	VFF flow control threshold in byte alignment In RX mode, DMA issues flow control when left size in VFF is smaller than the threshold.

110006B8 AP DMA UART Rx Internal Buffer Size Register **00000000**
T o RX INT
BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RX_INT_BUF_SIZE				
Type												RO				
Reset												0	0	0	0	0

Bit(s) Name	Description
4:0 RX_INT_BUF_SIZE	Virtual FIFO DMA RX internal buffer size 0: 0 byte 1: 1 byte

110006BC AP DMA UART Rx Virtual FIFO Valid Size Register **00000000**
T o RX VFF
VALID SIZE
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_VALID_SIZE	RX virtual FIFO valid size 0: 0 byte 1: 1 byte

110006Co AP DMA UART Rx Virtual FIFO Left Size Register **00000000**
T o RX VFF
LEFT SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_LEFT_SIZE	RX virtual FIFO left size 0: 0 byte 1: 1 byte

110006D0 AP_DMA_UAR **UART Rx Debug Status** **00** **00000000**
T o RX_DEB
UG STATUS
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset				0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D								FLUSH_ACT		WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO								RO		RO	RO	RO	RO		
Reset				0	0	0	0	0	0		0	0	0	0		

Bit(s) Name	Description
28:24 RADDR_D	
20:16 WADDR_D_LH	
12:8 WADDR_D	
7 FLUSH_ACT	
5 WD_ACT	
4 RD_ACT	
3 WREQ	
2 RREQ	

110006D4 AP_DMA_UAR **UART RX Virtual FIFO Base** **00000000**
T o RX_VFF
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_VFF_ADDR2
Type																RW
Reset																0

Bit(s) Name	Description
-------------	-------------

Bit(s)	Name	Description
0	RX_VFF_ADDR2	UART memory address bit[32]

11000780 AP DMA UAR **UART RX Virtual FIFO** **00000000**
T 1 RX INT **Interrupt Flag Register**
FLAG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FLAG 1	FLAG 0
Type															W1C	W1C
Reset															0	0

Bit(s)	Name	Description
1	FLAG1	Write 1 to clear it. This flag is raised when UART issues flush to DMA and all data in UART FIFO are transferred to VFF.
0	FLAG0	Write 1 to clear it. This flag is raised when rx_vff_valid_size >= rx_vff_thre. (VFF is almost full and MCU needs to consume those data.)

11000784 AP DMA UAR **UART RX Virtual FIFO** **00000000**
T 1 RX INT **Interrupt Enable Register**
EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															INTE N1	INTE No
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	INTEN1	Controls interrupt enabling Only when this bit is set to 1 will flag1 be set to 1, and the interrupt will be sent out to CPU. However even without this bit set to 1, flag1 will still be set to 1 regardless of this bit. 0: Disable 1: Enable
0	INTEN0	Controls interrupt enabling Only when this bit is set to 1 will flag0 be set to 1, and the interrupt will be sent out to CPU. However even without this bit set to 1, flag0 will still be set to 1 regardless of this bit. 0: Disable 1: Enable

11000788 AP DMA UAR **UART RX Virtual FIFO Enable** **00000000**
T 1 RX EN **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables UART1 RX virtual FIFO Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. 0: Disable 1: Enable

1100078C AP DMA UAR **UART RX Virtual FIFO Reset** **00000000**
T 1 RX RST **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	Peripheral DMA hard reset (regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0	WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

11000790 AP DMA UAR **UART RX Virtual FIFO Enable** **00000000**
T 1 RX STO **Register**
P

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																RW
Reset																0

Bit(s) Name	Description
0 STOP	<p>Stops UART RX virtual FIFO Set STOP to 1 to stop DMA, wait for EN to become 0 and set STOP back to 0 to finish stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. 0: Disable 1: Enable</p>

11000794 AP DMA UAR **00000000**
T 1 RX FLU **UART RX Virtual FIFO Flush**
SH **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	<p>Flushes UART RX virtual FIFO Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Flush finished 1: Enable</p>

1100079C AP DMA UAR **00000000**
T 1 RX VFF **UART RX Virtual FIFO Base**
ADDR **Address Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	RX_VFF_ADDR																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
31:3 RX_VFF_ADDR	UART memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

110007A4 AP DMA UAR **UART RX Virtual FIFO Length** **00000000**
T 1 RX VFF **Register**
LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	RX_VFF_LEN																		
Type	RW																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
15:3 RX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

110007A8 AP DMA UAR **UART RX Virtual FIFO** **00000000**
T 1 RX VFF **Threshold Register**
THRE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	RX_VFF_THRE																		
Type	RW																		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
15:0 RX_VFF_THRE	VFF threshold in byte alignment In RX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In TX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

110007AC AP DMA UAR **UART RX Virtual FIFO Write** **00000000**

**T 1 RX VFF
 WPT** **Pointer Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_WPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_WPT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	RX_VFF_WPT_WRAP	RX VFF write pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	RX_VFF_WPT	RX VFF write pointer maintained by hardware In byte alignment.

110007B0 AP DMA UAR **UART RX Virtual FIFO Read** **00000000**
T 1 RX VFF **Pointer Register**
RPT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_RPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_RPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	RX_VFF_RPT_WRAP	RX VFF read pointer wrap bit maintained by software It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	RX_VFF_RPT	RX VFF read pointer maintained by software In byte alignment.

110007B4 AP DMA UAR **UART RX Virtual FIFO Flow** **00000000**
T 1 RX FLO **Control Threshold**
W CTRL THR
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_FLOW_CTRL_THRE															
Type	RW															
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 RX_FLOW_CTRL_THRE	VFF flow control threshold in byte alignment In RX mode, DMA issues flow control when left size in VFF is smaller than the threshold.

110007B8 AP DMA UAR **UART Rx Internal Buffer Size** **00000000**
T 1 RX INT **Register**
BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_INT_BUF_SIZE															
Type	RO															
Reset												0	0	0	0	0

Bit(s) Name	Description
4:0 RX_INT_BUF_SIZE	Virtual FIFO DMA RX internal buffer size 0: 0 byte 1: 1 byte

110007BC AP DMA UAR **UART Rx Virtual FIFO Valid** **00000000**
T 1 RX VFF **Size Register**
VALID SIZ
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_VALID_SIZE	RX virtual FIFO valid size 0: 0 byte 1: 1 byte

110007Co AP DMA UAR **UART Rx Virtual FIFO Left Size** **00000000**
T 1 RX VFF **Register**

LEFT SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_LEFT_SIZE	RX virtual FIFO left size 0: 0 byte 1: 1 byte

110007D0 AP DMA UAR UART Rx Debug Status 00 00000000
T 1 RX DEB
UG STATUS
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RADDR_D								WADDR_D_LH							
Type	RO								RO							
Reset				0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WADDR_D								FLUSH_ACT		WD_ACT	RD_ACT	WREQ	RREQ		
Type	RO								RO		RO	RO	RO	RO		
Reset				0	0	0	0	0	0		0	0	0	0		

Bit(s) Name	Description
28:24 RADDR_D	
20:16 WADDR_D_LH	
12:8 WADDR_D	
7 FLUSH_ACT	
5 WD_ACT	
4 RD_ACT	
3 WREQ	
2 RREQ	

110007D4 AP DMA UAR UART RX Virtual FIFO Base 00000000
T 1 RX VFF
ADDR2
Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_VFF_ADDR2

Bit(s) Name	Description
	will still be set to 1 regardless of this bit. 0: Disable 1: Enable

11000888 AP DMA UAR **UART RX Virtual FIFO Enable** **00000000**
T 2 RX EN **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s) Name	Description
0 EN	Enables UART1 RX virtual FIFO Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. 0: Disable 1: Enable

1100088C AP DMA UAR **UART RX Virtual FIFO Reset** **00000000**
T 2 RX RST **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD RST	WARM RST
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 HARD_RST	Peripheral DMA hard reset (regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism. 0: Disable 1: Enable
0 WARM_RST	Peripheral DMA warm reset (after the current transaction) SW sets WARM_RST to 1 and waits for EN to become 0. HW auto sets WARM_RST back to 0 to finish the reset mechanism. 0: Disable 1: Enable

Bit(s) Name	Description
11000890 <u>AP DMA UAR</u> <u>T 2 RX STO</u> <u>P</u>	UART RX Virtual FIFO Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STOP
Type																RW
Reset																0

Bit(s) Name	Description
0 STOP	Stops UART RX virtual FIFO Set STOP to 1 to stop DMA, wait for EN to become 0 and set STOP back to 0 to finish stop mechanism. When DMA is set to stop, it will finish the current transaction. After that, EN will become 0 without resetting any status in DMA. 0: Disable 1: Enable

11000894 <u>AP DMA UAR</u> <u>T 2 RX FLU</u> <u>SH</u>	UART RX Virtual FIFO Flush Register 00000000
--	---

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FLUSH
Type																RW
Reset																0

Bit(s) Name	Description
0 FLUSH	Flushes UART RX virtual FIFO Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Flush finished 1: Enable

1100089C <u>AP DMA UAR</u>	UART RX Virtual FIFO Base 00000000
----------------------------	---

**T 2 RX VFF
ADDR** **Address Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:3 RX_VFF_ADDR	UART memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

110008A4 AP DMA UAR **UART RX Virtual FIFO Length** **00000000**
T 2 RX VFF **Register**
LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:3 RX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

110008A8 AP DMA UAR **UART RX Virtual FIFO** **00000000**
T 2 RX VFF **Threshold Register**
THRE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_THRE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_THRE	VFF threshold in byte alignment

Bit(s) Name	Description
	In RX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In TX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

110008AC AP DMA UAR **UART RX Virtual FIFO Write** **00000000**
T 2 RX VFF **Pointer Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_WPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_WPT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
16 RX_VFF_WPT_WRAP	RX VFF write pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0 RX_VFF_WPT	RX VFF write pointer maintained by hardware In byte alignment.

110008B0 AP DMA UAR **UART RX Virtual FIFO Read** **00000000**
T 2 RX VFF **Pointer Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_RPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_RPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
16 RX_VFF_RPT_WRAP	RX VFF read pointer wrap bit maintained by software It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0 RX_VFF_RPT	RX VFF read pointer maintained by software In byte alignment.

110008B4 AP DMA UAR **UART RX Virtual FIFO Flow** **00000000**

T 2 RX FLOW CTRL THRESH **Control Threshold**
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 RX_FLOW_CTRL_THRE	VFF flow control threshold in byte alignment In RX mode, DMA issues flow control when left size in VFF is smaller than the threshold.

110008B8 AP DMA UART Rx Internal Buffer Size Register **00000000**
T 2 RX INT BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset												0	0	0	0	0

Bit(s) Name	Description
4:0 RX_INT_BUF_SIZE	Virtual FIFO DMA RX internal buffer size 0: 0 byte 1: 1 byte

110008BC AP DMA UART Rx Virtual FIFO Valid Size Register **00000000**
T 2 RX VFF VALID SIZE
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s) Name	Description
15:0 RX_VFF_VALID_SIZE	RX virtual FIFO valid size 0: 0 byte 1: 1 byte

110008C0 AP DMA UAR **UART Rx Virtual FIFO Left Size** **00000000**
T 2 RX VFF
LEFT SIZE **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_LEFT_SIZE	RX virtual FIFO left size 0: 0 byte 1: 1 byte

110008D0 AP DMA UAR **UART Rx Debug Status 00** **00000000**
T 2 RX DEB
UG STATUS
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				RADDR_D								WADDR_D_LH					
Type				RO								RO					
Reset				0	0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				WADDR_D					FLUSH_ACT			WD_ACT	RD_ACT	WREQ	RREQ		
Type				RO					RO			RO	RO	RO	RO		
Reset				0	0	0	0	0	0			0	0	0	0		

Bit(s) Name	Description
28:24 RADDR_D	
20:16 WADDR_D_LH	
12:8 WADDR_D	
7 FLUSH_ACT	
5 WD_ACT	
4 RD_ACT	
3 WREQ	
2 RREQ	

110008D4 AP DMA UAR **UART RX Virtual FIFO Base** **00000000**
T 2 RX VFF **Address Register**

ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_VFF_A DDR2
Type																RW
Reset																0

Bit(s) Name	Description
0 RX_VFF_ADDR2	UART memory address bit[32]

11000980 AP DMA UAR **00000000**
T 3 RX INT **UART RX Virtual FIFO**
FLAG **Interrupt Flag Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FLAG 1	FLAG 0
Type															W1C	W1C
Reset															0	0

Bit(s) Name	Description
1 FLAG1	Write 1 to clear it. This flag is raised when UART issues flush to DMA and all data in UART FIFO are transferred to VFF.
0 FLAG0	Write 1 to clear it. This flag is raised when rx_vff_valid_size >= rx_vff_thre. (VFF is almost full and MCU needs to consume those data.)

11000984 AP DMA UAR **00000000**
T 3 RX INT **UART RX Virtual FIFO**
EN **Interrupt Enable Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															INTE N1	INTE No
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	INTEN1	Controls interrupt enabling Only when this bit is set to 1 will flag1 be set to 1, and the interrupt will be sent out to CPU. However even without this bit set to 1, flag1 will still be set to 1 regardless of this bit. 0: Disable 1: Enable
0	INTEN0	Controls interrupt enabling Only when this bit is set to 1 will flag0 be set to 1, and the interrupt will be sent out to CPU. However even without this bit set to 1, flag0 will still be set to 1 regardless of this bit. 0: Disable 1: Enable

11000988 AP_DMA_UAR T_3_RX_EN **UART RX Virtual FIFO Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables UART1 RX virtual FIFO Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. 0: Disable 1: Enable

1100098C AP_DMA_UAR T_3_RX_RST **UART RX Virtual FIFO Reset Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD_RST	WARM_RST
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	HARD_RST	Peripheral DMA hard reset (regardless of the current transaction) SW sets HARD_RST to 1 then back to 0 to finish the reset mechanism.

Bit(s) Name	Description
	<i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i>
	0: Flush finished
	1: Enable

1100099C AP DMA UAR **UART RX Virtual FIFO Base** **00000000**
T 3 RX VFF **Address Register**
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
31:3 RX_VFF_ADDR	UART memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

110009A4 AP DMA UAR **UART RX Virtual FIFO Length** **00000000**
T 3 RX VFF **Register**
LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
15:3 RX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

110009A8 AP DMA UAR **UART RX Virtual FIFO** **00000000**
T 3 RX VFF **Threshold Register**
THRE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_THRE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RX_VFF_THRE	VFF threshold in byte alignment In RX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In TX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

110009AC AP_DMA_UAR **UART RX Virtual FIFO Write** **00000000**
T_3_RX_VFF
WPT
Pointer Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_WPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_WPT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	RX_VFF_WPT_WRAP	RX VFF write pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	RX_VFF_WPT	RX VFF write pointer maintained by hardware In byte alignment.

110009B0 AP_DMA_UAR **UART RX Virtual FIFO Read** **00000000**
T_3_RX_VFF
RPT
Pointer Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_RPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_RPT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	RX_VFF_RPT_WRAP	RX VFF read pointer wrap bit maintained by software It is initialized to 0. When wrapped to the ring head again, invert

Bit(s) Name	Description
15:0 RX_VFF_RPT	this bit. RX VFF read pointer maintained by software In byte alignment.

110009B4 AP DMA UAR **UART RX Virtual FIFO Flow** **00000000**
T 3 RX FLO **Control Threshold**
W CTRL THR
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RX_FLOW_CTRL_THRE							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 RX_FLOW_CTRL_THRE	VFF flow control threshold in byte alignment In RX mode, DMA issues flow control when left size in VFF is smaller than the threshold.

110009B8 AP DMA UAR **UART Rx Internal Buffer Size** **00000000**
T 3 RX INT **Register**
BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RX_INT_BUF_SIZE				
Type												RO				
Reset												0	0	0	0	0

Bit(s) Name	Description
4:0 RX_INT_BUF_SIZE	Virtual FIFO DMA RX internal buffer size 0: 0 byte 1: 1 byte

110009BC AP DMA UAR **UART Rx Virtual FIFO Valid** **00000000**
T 3 RX VFF **Size Register**
VALID SIZ
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RX_VFF_VALID_SIZE	RX virtual FIFO valid size 0: 0 byte 1: 1 byte

110009C0 AP DMA UAR **UART Rx Virtual FIFO Left Size** **00000000**
T 3 RX VFF **Register**
LEFT SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RX_VFF_LEFT_SIZE	RX virtual FIFO left size 0: 0 byte 1: 1 byte

110009D0 AP DMA UAR **UART Rx Debug Status 00** **00000000**
T 3 RX DEB **00**
UG STATUS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				RADDR_D								WADDR_D_LH					
Type				RO								RO					
Reset				0	0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				WADDR_D				FLUSH_ACT		WD_ACT	RD_ACT	WREQ	RREQ				
Type				RO				RO		RO	RO	RO	RO				
Reset				0	0	0	0	0	0		0	0	0	0			

Bit(s)	Name	Description
28:24	RADDR_D	
20:16	WADDR_D_LH	
12:8	WADDR_D	
7	FLUSH_ACT	
5	WD_ACT	
4	RD_ACT	

Bit(s)	Name	Description
3	WREQ	
2	RREQ	

110009D4 AP DMA UAR **UART RX Virtual FIFO Base** **00000000**
T 3 RX VFF **Address Register**
ADDR2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_VFF_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_VFF_ADDR2	UART memory address bit[32]

11000A80 AP DMA BTI **BTIF RX Virtual FIFO Interrupt** **00000000**
F 0 RX INT **Flag Register**
FLAG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FLAG1	FLAG0
Type															W1C	W1C
Reset															0	0

Bit(s)	Name	Description
1	FLAG1	Write 1 to clear it. This flag is raised when BTIF issues flush to DMA and all data in BTIF FIFO are transferred to VFF.
0	FLAG0	Write 1 to clear it. This flag is raised when rx_vff_valid_size >= rx_vff_thre. (VFF is almost full and MCU needs to consume those data.)

11000A84 AP DMA BTI **BTIF RX Virtual FIFO Interrupt** **00000000**
F 0 RX INT **Enable Register**
EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															INTE N1	INTE No
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	INTEN1	Controls interrupt enabling Only when this bit is set to 1 will flag1 be set to 1, and the interrupt will be sent out to CPU. However even without this bit set to 1, flag1 will still be set to 1 regardless of this bit. 0: Disable 1: Enable
0	INTENO	Controls interrupt enabling Only when this bit is set to 1 will flag0 be set to 1, and the interrupt will be sent out to CPU. However even without this bit set to 1, flag0 will still be set to 1 regardless of this bit. 0: Disable 1: Enable

11000A88 AP DMA BTI BTIF RX Virtual FIFO Enable 00000000
F o RX EN Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	EN	Enables BTIF1 RX virtual FIFO Set EN to 1 to start DMA. When DMA is busy, EN will always be 1. When warm reset is set, EN will be 0 after the nearest transaction is finished, and all statuses in DMA will be reset. When hard reset is set, EN will immediately become 0, and all statuses in DMA will be reset. 0: Disable 1: Enable

11000A8C AP DMA BTI BTIF RX Virtual FIFO Reset 00000000
F o RX RST Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															HARD RST	WARM RST
Type															RW	RW

Bit(s)	Name	Description
0	FLUSH	Flushes BTIF RX virtual FIFO Set FLUSH to 1 to allow DMA flush its internal buffer residual data to EMI. However, even after flush there may still be data in residual due to MCU keeps putting data or in-coherent problems (data received by VFF_W behind receiving flush even MCU issues data first). Therefore, SW must recheck the residual data. If not 0, flush again. <i>Note: STOP and FLUSH cannot be set to 1 in the same operation.</i> 0: Flush finished 1: Enable

11000A9C AP DMA BTI **BTIF RX Virtual FIFO Base** **00000000**
F 0 RX VFF **Address Register**
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
31:3	RX_VFF_ADDR	BTIF memory address Must be 8-byte aligned. Use external memory as a virtual FIFO. Internal memory is not allowed to be used as a virtual FIFO.

11000AA4 AP DMA BTI **BTIF RX Virtual FIFO Length** **00000000**
F 0 RX VFF **Register**
LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
15:3	RX_VFF_LEN	VFF length Must be 8-byte aligned and longer than 32 bytes. 0: 0 byte 1: 1 byte

11000AA8 AP DMA BTI **BTIF RX Virtual FIFO Threshold** **00000000**
F 0 RX VFF **Register**

THRE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_THRE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	RX_VFF_THRE	VFF threshold in byte alignment In RX mode, DMA issues interrupt when data in VFF are smaller than the threshold. In TX mode, DMA issues interrupt when data in VFF is bigger than the threshold.

11000AAC AP DMA BTI **BTIF RX Virtual FIFO Write** **00000000**
F o RX VFF **Pointer Register**
WPT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_WPT_WRAP
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_WPT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	RX_VFF_WPT_WRAP	RX VFF write pointer wrap bit maintained by hardware It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0	RX_VFF_WPT	RX VFF write pointer maintained by hardware In byte alignment.

11000AB0 AP DMA BTI **BTIF RX Virtual FIFO Read** **00000000**
F o RX VFF **Pointer Register**
RPT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_VFF_RPT_WRAP
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_RPT															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
16 RX_VFF_RPT_WRAP	RX VFF read pointer wrap bit maintained by software It is initialized to 0. When wrapped to the ring head again, invert this bit.
15:0 RX_VFF_RPT	RX VFF read pointer maintained by software In byte alignment.

11000AB4 AP DMA BTI BTIF RX Virtual FIFO Flow Control Threshold 00000000
F o RX FLO
W CTRL THR
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									RX_FLOW_CTRL_THRE									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s) Name	Description
7:0 RX_FLOW_CTRL_THRE	VFF flow control threshold in byte alignment In RX mode, DMA issues flow control when left size in VFF is smaller than the threshold.

11000AB8 AP DMA BTI BTIF Rx Internal Buffer Size Register 00000000
F o RX INT
BUF SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RX_INT_BUF_SIZE				
Type												RO				
Reset												0	0	0	0	0

Bit(s) Name	Description
4:0 RX_INT_BUF_SIZE	Virtual FIFO DMA RX internal buffer size 0: 0 byte 1: 1 byte

11000ABC AP DMA BTI BTIF Rx Virtual FIFO Valid Size Register 00000000
F o RX VFF
VALID SIZ

E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_VALID_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_VALID_SIZE	RX virtual FIFO valid size 0: 0 byte 1: 1 byte

11000AC0 AP DMA BTI **BTIF Rx Virtual FIFO Left Size** **00000000**
F o RX VFF **Register**
LEFT SIZE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX_VFF_LEFT_SIZE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 RX_VFF_LEFT_SIZE	RX virtual FIFO left size 0: 0 byte 1: 1 byte

11000AD0 AP DMA BTI **BTIF Rx Debug Status 00** **00000000**
F o RX DEB
UG STATUS
00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				RADDR_D							WADDR_D_LH						
Type				RO							RO						
Reset				0	0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				WADDR_D				FLUS H_AC T		WD_A CT	RD_A CT	WREQ	RREQ				
Type				RO				RO		RO	RO	RO	RO				
Reset				0	0	0	0	0	0		0	0	0	0			

Bit(s) Name	Description
28:24 RADDR_D	

Bit(s)	Name	Description
20:16	WADDR_D_LH	
12:8	WADDR_D	
7	FLUSH_ACT	
5	WD_ACT	
4	RD_ACT	
3	WREQ	
2	RREQ	

11000AD4 AP_DMA_BTIF_RX_VFF_ADDR2 **BTIF RX Virtual FIFO Base Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																RX_VFF_ADDR2
Type																RW
Reset																0

Bit(s)	Name	Description
0	RX_VFF_ADDR2	BTIF memory address bit[32]

2 Clock and Power Control

2.1 Top Clock Generator

Module name: TOPCKGEN Base address: (+10000000h)

Address	Name	Width	Register Function
10000000	<u>CLK MODE</u>	32	Clock 26M, 32K PDN Control Register
10000004	<u>CLK CFG UPDATE</u>	32	Clock Configuration Update Register
10000040	<u>CLK CFG 0</u>	32	Function Clock Selection Register 0
10000044	<u>CLK CFG 0 SET</u>	32	SET Control of CLK_CFG_0
10000048	<u>CLK CFG 0 CLR</u>	32	CLR Control of CLK_CFG_0
10000050	<u>CLK CFG 1</u>	32	Function Clock Selection Register 1
10000054	<u>CLK CFG 1 SET</u>	32	SET Control of CLK_CFG_1
10000058	<u>CLK CFG 1 CLR</u>	32	CLR Control of CLK_CFG_1
10000060	<u>CLK CFG 2</u>	32	Function Clock Selection Register 2
10000064	<u>CLK CFG 2 SET</u>	32	SET Control of CLK_CFG_2
10000068	<u>CLK CFG 2 CLR</u>	32	CLR Control of CLK_CFG_2
10000070	<u>CLK CFG 3</u>	32	Function Clock Selection Register 3
10000074	<u>CLK CFG 3 SET</u>	32	SET Control of CLK_CFG_3
10000078	<u>CLK CFG 3 CLR</u>	32	CLR Control of CLK_CFG_3
10000080	<u>CLK CFG 4</u>	32	Function Clock Selection Register 4
10000084	<u>CLK CFG 4 SET</u>	32	SET Control of CLK_CFG_4
10000088	<u>CLK CFG 4 CLR</u>	32	CLR Control of CLK_CFG_4
10000090	<u>CLK CFG 5</u>	32	Function Clock Selection Register 5
10000094	<u>CLK CFG 5 SET</u>	32	SET Control of CLK_CFG_5
10000098	<u>CLK CFG 5 CLR</u>	32	CLR Control of CLK_CFG_5
100000A0	<u>CLK CFG 6</u>	32	Function Clock Selection Register 6
100000A4	<u>CLK CFG 6 SET</u>	32	SET Control of CLK_CFG_6
100000A8	<u>CLK CFG 6 CLR</u>	32	CLR Control of CLK_CFG_6
100000B0	<u>CLK CFG 7</u>	32	Function Clock Selection Register 7
100000B4	<u>CLK CFG 7 SET</u>	32	SET Control of CLK_CFG_7
100000B8	<u>CLK CFG 7 CLR</u>	32	CLR Control of CLK_CFG_7
100000C0	<u>CLK CFG 8</u>	32	Function Clock Selection Register 8
100000C4	<u>CLK CFG 8 SET</u>	32	SET Control of CLK_CFG_8
100000C8	<u>CLK CFG 8 CLR</u>	32	CLR Control of CLK_CFG_8
10000100	<u>CLK MEM DFS CFG</u>	32	APHY feedback clock divider Control
10000104	<u>CLK MISC CFG 0</u>	32	Miscellaneous Control
10000108	<u>CLK MISC CFG 1</u>	32	Miscellaneous Control 1
1000010C	<u>CLK DBG CFG</u>	32	Clock Debug
10000110	<u>CLKM CFG 0</u>	32	CLKM Control 0
10000114	<u>CLKM CFG 1</u>	32	CLKM Control 1
10000118	<u>CLKM CFG 2</u>	32	CLKM Control 2
10000200	<u>CLK SCP CFG 0</u>	32	SCP Control Register 0
10000204	<u>CLK SCP CFG 1</u>	32	SCP Control Register 1
10000220	<u>CLK26CALI 0</u>	32	Frequency Meter Control Register 0

Address	Name	Width	Register Function
10000224	CLK26CALI_1	32	Frequency Meter Control Register 1
1000022C	CKSTA_REG	32	Function Clock Selection Status Register
10000300	CLK_DDRPHY_REG	32	DDRPHY RREF Control

10000000 CLK_MODE **00000000**
Clock 26M, 32K PDN Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					pdn_conn_26m	pdn_conn_32k	pdn_md_26m	pdn_md_32k								topckgen_en
Type					RW	RW	RW	RW								RW
Reset					0	0	0	0								0

Bit(s)	Name	Description
11	pdn_conn_26m	
10	pdn_conn_32k	
9	pdn_md_26m	Reserved
		Turns off 26M clock source to MD. Turn off this clock in flight mode.
		1: Enable turn-off
8	pdn_md_32k	Turns off 32K clock source to MD
		Turn off this clock in flight mode.
		1: Enable turn-off
0	topckgen_en	Enables TOPCKGEN
		0: Enable
		1: Disable

10000004 CLK_CFG_UP **00000000**
Clock Configuration Update Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	bsi_spi_ck_update	spm_ck_update	anc_md32_ck_update	ssusb_to_psys_ck_update	audio_hck_update	aud2_ck_update	aud1_ck_update	scam_ck_update	dpio_ck_update	mjc_ck_update	ath_ck_update	sep_ck_update	pmic_spi_ck_update	aud_intbus_ck_update	audio_ck_update	msdc30_3_ck_update
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	msdc30_2_ck_update	msdc30_1_ck_update	msdc50_0_ck_update	msdc50_0_hclk_update	usb2_0_ck_update	spi_ck_update	uart_ck_update	camtg_ck_update	mfg_ck_update	venc_ck_update	vdec_ck_update	pwm_ck_update	mmc_k_update	ddrphyck_update	mem_ck_update	axi_ck_update
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	bsi_spi_ck_update	Write 1 to update the change for clk_sel and clk_inv
30	spm_ck_update	Write 1 to update the change for clk_sel and clk_inv
29	anc_md32_ck_update	Write 1 to update the change for clk_sel and clk_inv
28	ssusb_top_sys_ck_update	Write 1 to update the change for clk_sel and clk_inv
27	audio_h_ck_update	Write 1 to update the change for clk_sel and clk_inv
26	aud_2_ck_update	Write 1 to update the change for clk_sel and clk_inv
25	aud_1_ck_update	Write 1 to update the change for clk_sel and clk_inv
24	scam_ck_update	Write 1 to update the change for clk_sel and clk_inv
23	dpio_ck_update	Write 1 to update the change for clk_sel and clk_inv
22	mjc_ck_update	Write 1 to update the change for clk_sel and clk_inv
21	atb_ck_update	Write 1 to update the change for clk_sel and clk_inv
20	sep_ck_update	Write 1 to update the change for clk_sel and clk_inv
19	pmicspi_ck_update	Write 1 to update the change for clk_sel and clk_inv
18	aud_intbus_ck_update	Write 1 to update the change for clk_sel and clk_inv
17	audio_ck_update	Write 1 to update the change for clk_sel and clk_inv
16	msdc30_3_ck_update	Write 1 to update the change for clk_sel and clk_inv
15	msdc30_2_ck_update	Write 1 to update the change for clk_sel and clk_inv
14	msdc30_1_ck_update	Write 1 to update the change for clk_sel and clk_inv
13	msdc50_0_ck_update	Write 1 to update the change for clk_sel and clk_inv
12	msdc50_0_hclk_ck_update	Write 1 to update the change for clk_sel and clk_inv
11	usb20_ck_update	Write 1 to update the change for clk_sel and clk_inv
10	spi_ck_update	Write 1 to update the change for clk_sel and clk_inv
9	uart_ck_update	Write 1 to update the change for clk_sel and clk_inv
8	camtg_ck_update	Write 1 to update the change for clk_sel and clk_inv
7	mfg_ck_update	Write 1 to update the change for clk_sel and clk_inv
6	venc_ck_update	Write 1 to update the change for clk_sel and clk_inv
5	vdec_ck_update	Write 1 to update the change for clk_sel and clk_inv
4	pwm_ck_update	Write 1 to update the change for clk_sel and clk_inv
3	mm_ck_update	Write 1 to update the change for clk_sel and clk_inv
2	ddrphycfg_ck_update	Write 1 to update the change for clk_sel and clk_inv
1	mem_ck_update	Write 1 to update the change for clk_sel and clk_inv
0	axi_ck_update	Write 1 to update the change for clk_sel and clk_inv

1000040 CLK_CFG_0

**Function Clock Selection
Register 0**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pdn_mm			clk_mm_inv			clk_mm_sel		pdn_ddrphycfg			clk_ddrphycfg_inv			clk_ddrphycfg_sel	
Type	RW			RW			RW		RW			RW			RW	
Reset	0			0			0	0	0			0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pdn_mem			clk_mem_inv				clk_mem_sel				clk_axi_inv	ulpo_sc_axi_c k_mu x_pr e	ulpo_sc_axi_c k_mu x	clk_axi_sel	
Type	RW			RW				RW				RW	RW	RW	RW	
Reset	0			0				0				0	0	0	0	0

Bit(s)	Name	Description
31	pdn_mm	Turns off hf_fmm_ck 1: Enable clock off
28	clk_mm_inv	Inverts hf_fmm_ck clock phase 1: Enable phase inversion

Bit(s)	Name	Description
25:24	clk_mm_sel	Selects hf_fmm_ck clock mux 0: clk26m 1: imgpll_ck 2: univpll1_d2 3: syspll1_d2
23	pdn_ddrphyfcfg	Turns off hf_fddrphyfcfg_ck 1: Enable clock off
20	clk_ddrphyfcfg_inv	Inverts hf_fddrphyfcfg_ck clock phase 1: Enable phase inversion
17:16	clk_ddrphyfcfg_sel	Selects hf_fddrphyfcfg_ck clock mux 0: clk26m 1: syspll3_d2 2: syspll2_d4 3: syspll1_d8
15	pdn_mem	1: Enable clock off
12	clk_mem_inv	Inverts hf_fmем_ck clock phase 1: Enable phase inversion
8	clk_mem_sel	Selects hf_fmем_ck clock mux 0: clk26m 1: dmppll_ck
4	clk_axi_inv	Inverts hf_faxi_ck clock phase 1: Enable phase inversion
3	ulpose_axi_ck_mux_pre	Selects ulpose_axi_ck_mux_pre 0: LPOSC/2 1: LPOSC/3
2	ulpose_axi_ck_mux	Selects ulpose_axi_ck_mux 0: syspll1_d4 1: LPOSC_axi_ck_mux_pre
1:0	clk_axi_sel	Selects hf_faxi_ck clock mux 0: clk26m 1: syspll_d7 2: LPOSC_axi_ck_mux

10000044 CLK_CFG_o SET **SET Control of CLK_CFG_o** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_o_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_o_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_o_sel	Sets up the correspondent bit of CLG_CFG_SEL_o 0: Unchange 1: Set 1'b1 to the correspondent bit

10000048 CLK_CFG_o CLR **CLR Control of CLK_CFG_o** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_o_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_o_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 clk_cfg_o_clr	Clears the correspondent bit of CLG_CFG_SEL_o 0: Unchange 1: Set 1'bo to the correspondent bit

10000050 CLK_CFG_1
Function Clock Selection
00000000
Register 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pdn_mfg			clk_mfg_inv			clk_mfg_sel		pdn_venc			clk_venc_inv			clk_venc_sel	
Type	RW			RW			RW		RW			RW			RW	
Reset	0			0			0	0	0			0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pdn_vdec			clk_vdec_inv			clk_vdec_sel		pdn_pwm			clk_pwm_inv			clk_pwm_sel	
Type	RW			RW			RW		RW			RW			RW	
Reset	0			0			0	0	0			0			0	0

Bit(s) Name	Description
31 pdn_mfg	Turns off hf_fmfg_ck 1: Enable clock off
28 clk_mfg_inv	Inverts hf_fmfg_ck clock phase 1: Enable phase inversion
25:24 clk_mfg_sel	Selects hf_fmfg_ck clock mux 0: clk26m 1: mfgpll_ck 2: syspll_d3 3: univpll_d3
23 pdn_venc	Turns off hf_fvenc_ck 1: Enable clock off
20 clk_venc_inv	Inverts hf_fvenc_ck clock phase 1: Enable phase inversion
17:16 clk_venc_sel	Selects hf_fvenc_ck clock mux 0: clk26m 1: codecppll_ck 2: syspll_d3
15 pdn_vdec	Turns off hf_fvdec_ck 1: Enable clock off
12 clk_vdec_inv	Inverts hf_fvdec_ck clock phase 1: Enable phase inversion
10:8 clk_vdec_sel	Selects hf_fvdec_ck clock mux 0: clk26m 1: vdecpll_ck

Bit(s)	Name	Description
		2: imgpll_ck 3: syspll_d3 4: univpll_d5 5: clk26m 6: clk26m
7	pdn_pwm	Turns off f_fpwm_ck 1: Enable clock off
4	clk_pwm_inv	Inverts f_fpwm_ck clock phase 1: Enable phase inversion
2:0	clk_pwm_sel	Selects f_fpwm_ck clock mux 0: clk26m 1: univpll2_d4 2: LPOSC/2 3: LPOSC/3 4: LPOSC/8 5: LPOSC/10 6: LPOSC/4

10000054 CLK_CFG_1 SET Control of CLK_CFG_1 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_1_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_1_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_1_set	Sets up the correspondent bit of CLG_CFG_SEL_1 0: Unchange 1: Set 1'b1 to the correspondent bit

10000058 CLK_CFG_1 CLR Control of CLK_CFG_1 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_1_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_1_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_1_clr	Clears the correspondent bit of CLG_CFG_SEL_1 0: Unchange 1: Set 1'bo to the correspondent bit

Bit(s)	Name	Description
--------	------	-------------

10000060 CLK_CFG_2 **Function Clock Selection**
Register 2 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pdn_usb2o			clk_usb2o_inv			clk_usb2o_sel		pdn_spi			clk_spi_inv		ulpose_spi_ck_mux	clk_spi_sel	
Type	RW			RW			RW		RW			RW		RW	RW	
Reset	0			0			0	0	0			0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pdn_uart			clk_uart_inv				clk_uart_sel	pdn_camtg			clk_camtg_inv			clk_camtg_sel	
Type	RW			RW				RW	RW			RW			RW	
Reset	0			0				0	0			0			0	0

Bit(s)	Name	Description
--------	------	-------------

31	pdn_usb2o	Turns off h_usb2o_ck 1: Enable clock off
28	clk_usb2o_inv	Inverts h_usb2o_ck clock phase 1: Enable phase inversion
25:24	clk_usb2o_sel	Selects h_usb2o_ck clock mux 0: clk26m 1: univpll1_d8 2: syspll4_d2
23	pdn_spi	Turns off hf_fspi_ck 1: Enable clock off
20	clk_spi_inv	Inverts hf_fspi_ck clock phase 1: Enable phase inversion
18	ulpose_spi_ck_mux	Selects ulpose_spi_ck_mux 0: LPOSC/2 1: LPOSC/3
17:16	clk_spi_sel	Selects hf_fspi_ck clock mux 0: clk26m 1: syspll3_d2 2: syspll2_d4 3: LPOSC_spi_ck_mx
15	pdn_uart	Turns off f_fuart_ck 1: Enable clock off
12	clk_uart_inv	Inverts f_fuart_ck clock phase 1: Enable phase inversion
8	clk_uart_sel	Selects f_fuart_ck clock mux 0: clk26m 1: univpll2_d8
7	pdn_camtg	Turns off hf_fcamtg_ck 1: Enable clock off
4	clk_camtg_inv	Inverts hf_fcamtg_ck clock phase 1: Enable phase inversion
1:0	clk_camtg_sel	Selects hf_fcamtg_ck clock mux 0: clk26m 1: univpll_d26 2: univpll2_d2

Bit(s)	Name	Description
--------	------	-------------

10000064 **CLK_CFG_2 SET** SET Control of CLK_CFG_2 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_2_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_2_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_2_set	Sets up the correspondent bit of CLG_CFG_SEL_2 0: Unchange 1: Set 1'b1 to the correspondent bit

10000068 **CLK_CFG_2 CLR** CLR Control of CLK_CFG_2 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_2_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_2_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_2_clr	Clears the correspondent bit of CLG_CFG_SEL_2 0: Unchange 1: Set 1'bo to the correspondent bit

10000070 **CLK_CFG_3** Function Clock Selection Register 3 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pdn_msdc_30_1			clk_msdc_30_1_inv		clk_msdc_30_1_sel			pdn_msdc_50_0			clk_msdc_50_0_inv	clk_msdc_50_0_sel			
Type	RW			RW		RW			RW			RW	RW			
Reset	0			0		0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pdn_msdc_50_0_hclk			clk_msdc_50_0_hclk_inv		clk_msdc_50_0_hclk_sel										

Type	RW			RW			RW									
Reset	0			0			0	0								

Bit(s)	Name	Description
31	pdn_msdc30_1	Turns off hf_fmsdc30_1_ck 1: Enable clock off
28	clk_msdc30_1_inv	Inverts hf_fmsdc30_1_ck clock phase 1: Enable phase inversion
26:24	clk_msdc30_1_sel	Selects hf_fmsdc30_1_ck clock mux 0: clk26m 1: univpll2_d2 2: msdcpll_d2 3: univpll1_d4 4: syspll2_d2 5: syspll_d7 6: univpll_d7
23	pdn_msdc50_o	Turns off hf_fmsdc50_o_ck 1: Enable clock off
20	clk_msdc50_o_inv	Inverts hf_fmsdc50_o_ck clock phase 1: Enable phase inversion
19:16	clk_msdc50_o_sel	Selects hf_fmsdc50_o_ck clock mux 0: clk26m 1: msdcpll 2: syspll_d3 3: univpll1_d4 4: syspll2_d2 5: syspll_d7 6: msdcpll_d2 7: univpll1_d2 8: univpll_d3
15	pdn_msdc50_o_hclk	Turns off hf_fmsdc50_o_hclk_ck 1: Enable clock off
12	clk_msdc50_o_hclk_inv	Inverts hf_fmsdc50_o_hclk_ck clock phase 1: Enable phase inversion
9:8	clk_msdc50_o_hclk_sel	Selects hf_fmsdc50_o_hclk_ck clock mux 0: clk26m 1: syspll1_d2 2: syspll2_d2 3: syspll4_d2

10000074 CLK_CFG_3 SET Control of CLK_CFG_3 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_3_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_3_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_3_set	Sets up the correspondent bit of CLG_CFG_SEL_3

Bit(s) Name	Description
	0: Unchange 1: Set 1'b1 to the correspondent bit

10000078 CLK_CFG_3 CLR **CLR Control of CLK_CFG_3** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_3_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_3_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 clk_cfg_3_clr	Clears the correspondent bit of CLG_CFG_SEL_3 0: Unchange 1: Set 1'bo to the correspondent bit

10000080 CLK_CFG_4 **Function Clock Selection** **00000000**
Register 4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pdn_aud_intbus			clk_aud_intbus_inv			clk_aud_intbus_sel		pdn_audio			clk_audio_inv			clk_audio_sel	
Type	RW			RW			RW		RW			RW			RW	
Reset	0			0			0	0	0			0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									pdn_msdc30_2			clk_msdc30_2_inv			clk_msdc30_2_sel	
Type									RW			RW			RW	
Reset									0			0		0	0	0

Bit(s) Name	Description
31 pdn_aud_intbus	Turns off hf_faud_intbus_ck 1: Enable clock off
28 clk_aud_intbus_inv	Inverts hf_faud_intbus_ck clock phase 1: Enable phase inversion
25:24 clk_aud_intbus_sel	Selects hf_faud_intbus_ck clock mux 0: clk26m 1: syspll1_d4 2: syspll4_d2
23 pdn_audio	Turns off hf_faudio_ck 1: Enable clock off
20 clk_audio_inv	Inverts hf_faudio_ck clock phase 1: Enable phase inversion
17:16 clk_audio_sel	Selects hf_faudio_ck clock mux

Bit(s)	Name	Description
		0: clk26m
		1: syspll3_d4
		2: syspll4_d4
		3: syspll1_d16
7	pdn_msdc30_2	Turns off hf_fmsdc30_2_ck 1: Enable clock off
4	clk_msdc30_2_inv	Inverts hf_fmsdc30_2_ck clock phas 1: Enable phase inversion
2:0	clk_msdc30_2_sel	Selects hf_fmsdc30_2_ck clock mux 0: clk26m 1: univpll2_d8 2: syspll2_d8 3: syspll1_d8 4: mscpll_d8 5: syspll3_d4 6: univpll_d26

10000084 CLK_CFG_4 SET Control of CLK_CFG_4 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_4_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_4_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_4_set	Sets up the correspondent bit of CLG_CFG_SEL_4 0: Unchange 1: Set 1'b1 to the correspondent bit

10000088 CLK_CFG_4 CLR Control of CLK_CFG_4 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_4_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_4_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_4_clr	Clears the correspondent bit of CLG_CFG_SEL_4 0: Unchange 1: Set 1'bo to the correspondent bit

10000090 CLK_CFG_5

**Function Clock Selection
Register 5**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pdn_mjc			clk_mjc_inv			clk_mjc_sel		pdn_atb			clk_atb_inv			clk_atb_sel	
Type	RW			RW			RW		RW			RW			RW	
Reset	0			0			0	0	0			0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pdn_scp			clk_scp_inv			clk_scp_sel		pdn_pmicspi			clk_pmicspi_inv		clk_pmicspi_sel		
Type	RW			RW			RW		RW			RW		RW		
Reset	0			0			0	0	0			0		0	0	0

Bit(s)	Name	Description
31	pdn_mjc	Turns off hf_fmjc_ck 1: Enable clock off
28	clk_mjc_inv	Inverts clock phase 1: Enable phase inversion
25:24	clk_mjc_sel	Selects hf_fmjc_ck clock mux 0: clk26m 1: imgpll_ck 2: univpll_d5 3: syspll1_d2
23	pdn_atb	Turns off hf_atb_ck 1: Enable clock off
20	clk_atb_inv	Inverts hf_atb_ck clock phase 1: Enable phase inversion
17:16	clk_atb_sel	Selects hf_atb_ck clock mux 0: clk26m 1: syspll1_d2 2: syspll_d5
15	pdn_scp	Turns off hf_fscp_ck 1: Enable clock off
12	clk_scp_inv	Inverts hf_fscp_ck clock phase 1: Enable phase inversion
9:8	clk_scp_sel	Selects hf_fscp_ck clock mux 0: clk26m 1: syspll_d3 2: LPOSC 3: univpll_d5
7	pdn_pmicspi	Turns off hf_fpmicspi_ck 1: Enable clock off
4	clk_pmicspi_inv	Inverts hf_fpmicspi_ck clock phase 1: Enable phase inversion
2:0	clk_pmicspi_sel	Selects hf_fpmicspi_ck clock mu 0: clk26m 1: univpll_d26 2: syspll3_d4 3: syspll1_d8 4: LPOSC/4 5: LPOSC/8 6: syspll2_d8

10000094 CLK_CFG_5 SET

SET Control of CLK_CFG_5

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_5_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_5_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 clk_cfg_5_set	Sets up the correspondent bit of CLG_CFG_SEL_5 0: Unchange 1: Set 1'b1 to the correspondent bit

10000098 CLK_CFG_5 CLR

CLR Control of CLK_CFG_5

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_5_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_5_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 clk_cfg_5_clr	Clears the correspondent bit of CLG_CFG_SEL_5 0: Unchange 1: Set 1'b0 to the correspondent bit

100000A0 CLK_CFG_6

Function Clock Selection Register 6

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pdn_aud_2			clk_aud_2_inv				clk_aud_2_sel	pdn_aud_1			clk_aud_1_inv				clk_aud_1_sel
Type	RW			RW				RW	RW			RW				RW
Reset	0			0				0	0			0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									pdn_dprio			clk_dprio_inv		clk_dprio_sel		
Type									RW			RW		RW		
Reset									0			0		0	0	0

Bit(s) Name	Description
31 pdn_aud_2	Turns off hf_faud_2_ck 1: Enable clock off

Bit(s)	Name	Description
28	clk_aud_2_inv	Inverts hf_faud_2_ck clock phase 1: Enable phase inversion
24	clk_aud_2_sel	Selects hf_faud_2_ck clock mux 0: clk26m 1: ap1l2_ck
23	pdn_aud_1	Turns off hf_faud_1_ck 1: Enable clock off
20	clk_aud_1_inv	Inverts hf_faud_1_ck clock phase 1: Enable phase inversion
16	clk_aud_1_sel	Selects hf_faud_1_ck clock mux 0: clk26m 1: ap1l1_ck
7	pdn_dp1o	Turns off hf_fdp1o_ck 1: Enable clock off
4	clk_dp1o_inv	Inverts hf_fdp1o_ck clock phase 1: Enable phase inversion
2:0	clk_dp1o_sel	Selects hf_fdp1o_ck clock mux 0: clk26m 1: tvdp1l_d2 2: tvdp1l_d4 3: tvdp1l_d8 4: tvdp1l_d16 5: clk26m 6: clk26m

100000A4 CLK_CFG_6 SET Control of CLK_CFG_6 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_6_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_6_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_6_set	Sets up the correspondent bit of CLK_CFG_SEL_6 0: Unchange 1: Set 1'b1 to the correspondent bit

100000A8 CLK_CFG_6 CLR Control of CLK_CFG_6 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_6_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_6_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 clk_cfg_6_clr	Clears the correspondent bit of CLG_CFG_SEL_6 0: Unchange 1: Set 1'bo to the correspondent bit

100000B0 CLK_CFG_7 **Function Clock Selection** **00000000**
Register 7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	pdn_ssusb_top_sys			clk_ssusb_top_sys_inv				clk_ssusb_top_sys_sel								
Type	RW			RW				RW								
Reset	0			0				0								

Bit(s) Name	Description
15 pdn_ssusb_top_sys	Turns off f_ fssusb_top_sys_ck 1: Enable clock off
12 clk_ssusb_top_sys_inv	Inverts f_ fssusb_top_sys_ck clock phase 1: Enable phase inversion
8 clk_ssusb_top_sys_sel	Selects f_ fssusb_top_sys_ck clock mux 0: clk26m 1: univpll3_d2

100000B4 CLK_CFG_7 **SET Control of CLK_CFG_7** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_7_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_7_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 clk_cfg_7_set	Sets up the correspondent bit of CLG_CFG_SEL_7 0: Unchange 1: Set 1'b1 to the correspondent bit

100000B8 CLK_CFG_7 **CLR Control of CLK_CFG_7** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	clk_cfg_7_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_7_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_7_clr	Clears the correspondent bit of CLG_CFG_SEL_7 0: Unchange 1: Set 1'bo to the correspondent bit

100000Co CLK_CFG_8

Function Clock Selection Register 8

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	pdn_anc_md32			clk_anc_md32_inv			clk_anc_md32_sel		pdn_audio_h			clk_audio_h_inv				clk_audio_h_sel	
Type	RW			RW			RW		RW			RW				RW	
Reset	0			0			0	0	0			0				0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	pdn_bsi_spi			clk_bsi_spi_inv			clk_bsi_spi_sel		pdn_spm			clk_spm_inv				clk_spm_sel	
Type	RW			RW			RW		RW			RW				RW	
Reset	0			0			0	0	0			0				0	

Bit(s)	Name	Description
31	pdn_anc_md32	Turns off hf_fanc_md32_ck 1: Enable clock off
28	clk_anc_md32_inv	Inverts hf_fanc_md32_ck clock phase 1: Enable phase inversion
25:24	clk_anc_md32_sel	Selects hf_fanc_md32_ck clock mux 0: clk26m 1: syspll1_d2 2: univpll_d5
23	pdn_audio_h	Turns off hf_faudio_h_ck 1: Enable clock off
20	clk_audio_h_inv	Inverts hf_faudio_h_ck clock phase 1: Enable phase inversion
17:16	clk_audio_h_sel	Selects hf_faudio_h_ck clock mux 0: clk26m 1: apll2_ck 2: apll1_ck 3: univpll_d7
15	pdn_bsi_spi	Turns off hf_fbsi_spi_ck 1: Enable clock off
12	clk_bsi_spi_inv	Inverts hf_fbsi_spi_ck clock phase 1: Enable phase inversion
9:8	clk_bsi_spi_sel	Selects hf_fbsi_spi_ck clock mux 0: clk26m 1: syspll_d3_d3

Bit(s)	Name	Description
7	pdn_spm	2: syspll1_d4 3: syspll_d7 Turns off hg_fspm_ck 1: Enable clock off
4	clk_spm_inv	Inverts hg_fspm_ck clock phase 1: Enable phase inversion
0	clk_spm_sel	Selects hg_fspm_ck clock mux 0: clk26m 1: syspll1_d8

100000C4 CLK_CFG_8 SET Control of CLK_CFG_8 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_8_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_8_set															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_8_set	Sets up the correspondent bit of CLG_CFG_SEL_8 0: Unchange 1: Set 1'b1 to the correspondent bit

100000C8 CLK_CFG_8 CLR Control of CLK_CFG_8 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clk_cfg_8_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clk_cfg_8_clr															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	clk_cfg_8_clr	Clears the correspondent bit of CLG_CFG_SEL_8 0: Unchange 1: Set 1'bo to the correspondent bit

10000100 CLK_MEM_DF APHY feedback clock divider 00000100
S_CFG Control

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				sc_emi_clk_off_enable				ddrphy_fb_force_on				ddrphy_fb_en	ddrphy_fb_cnt			
Type				RW				RW				RW	RW			
Reset				0				1				0	0	0	0	0

Bit(s)	Name	Description
12	sc_emi_clk_cho_off_enable	Enables control from SPM 0: Disable control from SPM 1: Enable control from SPM
8	ddrphy_fb_ck_force_on	Forces on feedback clock divider clock 0: Disalbe force-on 1: Force on feedback clock (not divide)
4	ddrphy_fb_en	Enables feedback clock divider 0: Disable clock divider 1: Enable clock divider
3:0	ddrphy_fb_cnt	Feedback clock divider 0000: Divide by 1 0001: Divide by 2 0011: Divide by 4 0111: Divide by 8 1111: Divide by 16

10000104 CLK_MISC_C FG_0

Miscellaneous Control

FFFF0000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ckgen_k1								arm_k1							
Type	RW								RW							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								abist_osc_ck_mon_en						mfg_52m_sel		pdn_mfg_52m_ck
Type								RW						RW		RW
Reset								0						0	0	0

Bit(s)	Name	Description
31:24	ckgen_k1	Configures frequency meter divider (top_fmtr) For ARMPLL1
23:16	arm_k1	Enables AD_OSC_CK for abist monitor 0: Disable AD_OSC_CK to abist 1: Enable AD_OSC_CK to abist
8	abist_osc_ck_mon_en	Selects MFG 26M/52M/104M 00: 26M 01: 52M 10: 104M 11: 104M
2:1	mfg_52m_sel	Turns off mfg_52m_ck 0: Enable clock
0	pdn_mfg_52m_ck	

Bit(s) Name	Description
	1: Disable clock

10000108 CLK_MISC_C **Miscellaneous Control 1** **FFFF0000**
FG 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	arm_k3								arm_k2							
Type	RW								RW							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
31:24 arm_k3	For ARMPLL3
23:16 arm_k2	For ARMPLL2

1000010C CLK_DBG_CF **Clock Debug** **00000000**
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	mipi_clk_dbg_sel			clk_m_clk_out							abist_ck_sel							
Type	RW			RW							RW							
Reset	0	0	0	0	0	0	0	0			0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name				k2_topckgen_ck_dbg_sel													fqmtr_ck_sel	
Type				RW													RW	
Reset				0	0	0	0	0									0	0

Bit(s) Name	Description
31:29 mipi_clk_dbg_sel	For mipi dbg sel
28:24 clk_m_clk_out	
21:16 abist_ck_sel	
12:8 k2_topckgen_ck_dbg_sel	
1:0 fqmtr_ck_sel	

10000110 CLKM_CFG_0 **CLKM Control 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	clkngen_k1_1											clk_m_ck_en_1	clk_m_mux_sel_1			
Type	RW											RW	RW			
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	clkngen_k1_0											clk_m_ck_en_0	clk_m_mux_sel_0			

Type	RW											RW	RW				
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0	

Bit(s)	Name	Description
31:24	clkngen_k1_1	CLKM_1 divider Enables CLKM_1 0: Disable clock output 1: Enable clock outout
20	clk_mck_en_1	
19:16	clk_mux_sel_1	Selects CLKM_1 mux 0000: No clock 0001: No clock 0010: 32K 0011: 26M 0100: 48M 0101: 156M 0110: 180.6M 0111: 196.6M 1000: 208M 1001: 249.6M
15:8	clkngen_k1_o	CLKM_o divider Enables CLKM_o 0: Disable clock output 1: Enable clock outout
4	clk_mck_en_o	
3:0	clk_mux_sel_o	Selects CLKM_o mux 0000: No clock 0001: No clock 0010: 32K 0011: 26M 0100: 48M 0101: 156M 0110: 180.6M 0111: 196.6M 1000: 208M 1001: 249.6M

10000114 CLKM_CFG_1									CLKM Control 1				00000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	clkngen_k1_3											clk_mck_en_3	clk_mux_sel_3				
Type	RW											RW	RW				
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	clkngen_k1_2											clk_mck_en_2	clk_mux_sel_2				
Type	RW											RW	RW				
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0	

Bit(s)	Name	Description
31:24	clkngen_k1_3	CLKM_3 divider Enables CLKM_3 0: Disable clock output 1: Enable clock outout
20	clk_mck_en_3	

Bit(s)	Name	Description
19:16	clkm_mux_sel_3	Selects CLKM_3 mux 0000: No clock 0001: No clock 0010: 32K 0011: 26M 0100: 48M 0101: 156M 0110: 180.6M 0111: 196.6M 1000: 208M 1001: 249.6M
15:8	clkmgen_k1_2	CLKM_2 divider Enables CLKM_2 0: Disable clock output 1: Enable clock outout
4	clkm_ck_en_2	
3:0	clkm_mux_sel_2	Selects CLKM_2 mux 0000: No clock 0001: No clock 0010: 32K 0011: 26M 0100: 48M 0101: 156M 0110: 180.6M 0111: 196.6M 1000: 208M 1001: 249.6M

10000118 CLKM_CFG_2 **CLKM Control 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	clkmgen_k1_5											clkm_ck_en_5	clkm_mux_sel_5				
Type	RW											RW	RW				
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	clkmgen_k1_4											clkm_ck_en_4	clkm_mux_sel_4				
Type	RW											RW	RW				
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0	

Bit(s)	Name	Description
31:24	clkmgen_k1_5	CLKM_5 divider Enables CLKM_5 0: Disable clock output 1: Enable clock outout
20	clkm_ck_en_5	
19:16	clkm_mux_sel_5	Selects CLKM_5 mux 0000: No clock 0001: No clock 0010: 32K 0011: 26M 0100: 48M 0101: 156M 0110: 180.6M

Bit(s)	Name	Description
		0111: 196.6M 1000: 208M 1001: 249.6M
15:8	clkngen_k1_4	CLKM_4 divider
4	clkck_en_4	Enables CLKM_4 0: Disable clock output 1: Enable clock outout
3:0	clkck_mux_sel_4	Selects CLKM_4 mux 0000: No clock 0001: No clock 0010: 32K 0011: 26M 0100: 48M 0101: 156M 0110: 180.6M 0111: 196.6M 1000: 208M 1001: 249.6M

10000200 CLK_SCP_CF
G o

SCP Control Register 0

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					sc_armck_3_off_en	sc_armck_2_off_en	sc_mac_26m_off_en	sc_md2_26m_off_en	sc_md2_32k_off_en	sc_md_26m_off_en	sc_md_32k_off_en	sc_armck_1_off_en	sc_s_xick_off_en	sc_armck_1_off_en	sc_26m_off_en	sc_26m_off_en
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11	sc_armck_3_off_en	No this control 0: Disable sepsys clock off control 1: Enable sepsys clock off control
10	sc_armck_2_off_en	No this control 0: Disable sepsys clock off control 1: Enable sepsys clock off control
9	sc_mac_26m_off_en	MIPI CSI 26M 0: Disable sepsys clock off control 1: Enable sepsys clock off control
8	sc_md2_26m_off_en	No this control 0: Disable sepsys clock off control 1: Enable sepsys clock off control
7	sc_md2_32k_off_en	connsys 32K 0: Disable sepsys clock off control 1: Enable sepsys clock off control
6	sc_md_26m_off_en	mdsys 32K 0: Disable sepsys clock off control 1: Enable sepsys clock off control
5	sc_md_32k_off_en	mdsys 26M

Bit(s)	Name	Description
4	sc_armck_1_off_en	0: Disable sepsys clock off control 1: Enable sepsys clock off control No this control
3	sc_smick_off_en	0: Disable sepsys clock off control 1: Enable sepsys clock off control No this control
2	sc_axick_off_en	0: Disable sepsys clock off control 1: Enable sepsys clock off control AXI bus clock OFF
1	sc_memck_off_en	0: Disable sepsys clock off control 1: Enable sepsys clock off control mem bus clock off
0	sc_26ck_off_en	0: Disable sepsys clock off control 1: Enable sepsys clock off control All 26M clock off

10000204 CLK_SCP_CF SCP Control Register 1 00000000
G_1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														sc_sc pck 26m _sel _en		sc_ax ick 26m _sel _en
Type														RW		RW
Reset														0		0

Bit(s)	Name	Description
2	sc_scpcck_26m_sel_en	0: Disable sepsys clock off control 1: Enable sepsys clock off control
0	sc_axick_26m_sel_en	0: Disable sepsys clock off control 1: Enable sepsys clock off control

10000220 CLK26CALI Frequency Meter Control Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				fmet er_e n				ckge n_cl k_ex c				ckge n_tr i_cal				pll _test
Type				RW				RW				RW				RW

Reset				0				0				0				0
-------	--	--	--	---	--	--	--	---	--	--	--	---	--	--	--	---

Bit(s)	Name	Description
12	fmeter_en	0: Disable fmeter 1: Enable fmeter
8	ckgen_clk_extc	Selects measuring clock 0: f_fckgen_ck 1: CLK26M
4	ckgen_tri_cal	Triggers frequency meter on f_fckgen_ck Auto-cleared when calibration is done. 0: Disable 1: Enable
0	pll_test	Selects clock divider test clock 0: PLL 1: Test clock (26MHz)

10000224 CLK26CALI **Frequency Meter Control** **03FF0000**
Register 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							ckgen_load_cnt									
Type							RW									
Reset							1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	cal_cnt															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
25:16	ckgen_load_cnt	Frequency meter result of f_ckgen_ck Frequency = (26MHz*cal_cnt)/(ckgen_load_cnt + 1)
15:0	cal_cnt	

1000022C CKSTA_REG **Function Clock Selection Status** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	chg_bsi_spi	chg_spm	chg_anc_md32	chg_ssus_b_to_p_sy_s	chg_audi_o_h	chg_aud_2	chg_aud_1	chg_scam	chg_dp10	chg_mjc	chg_atb	chg_scp	chg_pmic_spi	chg_aud_intbus	chg_audi_o	chg_msdc_30_3
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	chg_msdc_30_2	chg_msdc_30_1	chg_msdc_50_0	chg_msdc_50_0_hclk	chg_usb2_0	chg_spi	chg_uart	chg_camtg	chg_mfg	chg_venc	chg_vdec	chg_pwm	chg_mm	chg_ddrphycfg	chg_mem	chg_axi
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	chg_bsi_spi	Clock switches changing in progress

Bit(s)	Name	Description
30	chg_spm	Clock switches changing in progress
29	chg_anc_md32	Clock switches changing in progress
28	chg_ssusb_top_sys	Clock switches changing in progress
27	chg_audio_h	Clock switches changing in progress
26	chg_aud_2	Clock switches changing in progress
25	chg_aud_1	Clock switches changing in progress
24	chg_scam	Clock switches changing in progress
23	chg_dpico	Clock switches changing in progress
22	chg_mjc	Clock switches changing in progress
21	chg_atb	Clock switches changing in progress
20	chg_scp	Clock switches changing in progress
19	chg_pmicspi	Clock switches changing in progress
18	chg_aud_intbus	Clock switches changing in progress
17	chg_audio	Clock switches changing in progress
16	chg_msdc30_3	Clock switches changing in progress
15	chg_msdc30_2	Clock switches changing in progress
14	chg_msdc30_1	Clock switches changing in progress
13	chg_msdc50_0	Clock switches changing in progress
12	chg_msdc50_0_hclk	Clock switches changing in progress
11	chg_usb20	Clock switches changing in progress
10	chg_spi	Clock switches changing in progress
9	chg_uart	Clock switches changing in progress
8	chg_camtg	Clock switches changing in progress
7	chg_mfg	Clock switches changing in progress
6	chg_venc	Clock switches changing in progress
5	chg_vdec	Clock switches changing in progress
4	chg_pwm	Clock switches changing in progress
3	chg_mm	Clock switches changing in progress
2	chg_ddrphycfg	Clock switches changing in progress
1	chg_mem	Clock switches changing in progress
0	chg_axi	Clock switches changing in progress

10000300 CLK_DDRPHY
REG

DDRPHY RREF Control

00000002

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														ddrphy_rref_mux_sel		
Type														RW		
Reset														0	1	0

Bit(s)	Name	Description
2:0	ddrphy_rref_mux_sel	DDRPHY RREF for MEMPLL Must be configured before MEMPLL is enabled. 001: 104M (MPLL/1) 010: 52M (MPLL/2) 100: 26M (MPLL/4)

2.2 Top Reset Generator Unit

Module name: TOPRGU Base address: (+10007000h)

Address	Name	Width	Register Function
10007000	<u>TOPRGUWDT_MODE</u>	32	Watchdog Mode Register (Will Not be Reset)
10007004	<u>TOPRGUWDT_LENGTH</u>	32	Watchdog Counter Setting Register
10007008	<u>TOPRGUWDT_RESTART</u>	32	Watchdog Counter Restart Register
1000700C	<u>TOPRGUWDT_STA</u>	32	Watchdog Status Register (Will Not be Reset)
10007010	<u>TOPRGUWDT_INTERRUPT_VAL</u>	32	Watchdog Reset Pulse Width Register
10007014	<u>TOPRGUWDT_SWRESET</u>	32	Software Watchdog Reset Register
10007018	<u>TOPRGUWDT_SYSTEM_SWRESET</u>	32	System Software Reset Register
10007020	<u>TOPRGUWDT_NONRESET_REG</u>	32	Watchdog Non-reset Register (Will Not be Reset)
10007024	<u>TOPRGUWDT_NONRESET_REG2</u>	32	Watchdog Non-reset Register (Will Not be Reset)
10007030	<u>TOPRGUWDT_REQUEST_MODE</u>	32	Reset Request Mode Register (Will Not be Reset)
10007034	<u>TOPRGUWDT_REQUEST_IRQ_ENABLE</u>	32	Reset Request IRQ Enable Register (Will Not be Reset)
10007038	<u>TOPRGUWDT_EXTERNAL_REQUEST_IRQ_ENABLE</u>	32	External Reset Request IRQ Enable Register (Will Not be Reset)
10007040	<u>TOPRGUWDT_DEBUG_CONTROL_CTL</u>	32	Debug Control Register (Will Not be Reset)
10007044	<u>TOPRGUWDT_LATCH_CTL</u>	32	Latch Control Register
10007050	<u>TOPRGUWDT_INTERCORE_SYNC</u>	32	Register for Intercore Sync
10007054	<u>TOPRGUWDT_INTERCORE_SYNC_SET</u>	32	Set Control of Register for Intercore Sync
10007058	<u>TOPRGUWDT_INTERCORE_SYNC_CLR</u>	32	Clear Control of Register for Intercore Sync
10007080	<u>TOPRGUWDT_RESET DEGLITCH_ENABLE_1</u>	32	Reset Deglitch Enable Register 1
10007084	<u>TOPRGUWDT_RESET DEGLITCH_ENABLE_2</u>	32	Reset Deglitch Enable Register 2
10007500	<u>TOPRGUDEDEBUG_0_REG</u>	32	Shadow Register of WDT_MODE
10007504	<u>TOPRGUDEDEBUG_1_REG</u>	32	Shadow Register of WDT_STA
10007508	<u>TOPRGUDEDEBUG_2_REG</u>	32	Shadow Register of WDT_DEBUG_CTL
1000750C	<u>TOPRGUDEDEBUG_3_REG</u>	32	Shadow Register of WDT_REQUEST_MODE
10007510	<u>TOPRGUDEDEBUG_4_REG</u>	32	Shadow Register of WDT_REQUEST_IRQ_ENABLE

10007000 TOPRGUWDT_MODE **Watchdog Mode Register (Will Not be Reset)** **2200004D**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	unlock_key																
Type	WO																
Reset	0	0	1	0	0	0	1	0									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name								wdt_cnt_reset_sel	ddr_reserve_mode	dual_mode	irq_lvl_en	wdt_restart_dummy_en	wdt_irq	exten	extpol	wdt_en	
Type								RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset								0	0	1	0	0	1	1	0	1	

Bit(s)	Name	Description
31:24	unlock_key	Write 0x22 to unlock the write protection of this register.
8	wdt_cnt_reset_sel	Selects reset source of watchdog timer 0: Reset only by external reset 1: Reset by TOPRGU
7	ddr_reserve_mode	Enables ddr_reserve_mode mainly 0: Disable 1: Enable
6	dual_mode	Enables dual_mode Turn on watchdog timer and enable the correspondent irq_en and wdt_en if dual_mode is used. 0: Disable 1: Enable
5	irq_lvl_en	Selects IRQ type 0: irq_b is pulse (32K) 1: irq_b is level
4	wdt_restart_dummy_en	Enables extra watchdog timeout counter restart control 0: Disable 1: Enable
3	wdt_irq	Enables watchdog timer IRQ 0: Trigger reset 1: Trigger IRQ
2	exten	Enables watchdog output reset signal 0: Disable 1: Enable
1	extpol	Watchdog output reset signal polarity 0: Active low 1: Active high
0	wdt_en	Enables watchdog timer 0: Disable 1: Enable

10007004 TOPRGUWDT_LENGTH Watchdog Counter Setting Register 0000FFE8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	wdt_length											unlock_key				

Type	RW											WO				
Reset	1	1	1	1	1	1	1	1	1	1	1	0	1	0	0	0

Bit(s) Name	Description
15:5 wdt_length	Watchdog time-out counter setting The counter is restarted with {wdt_length [10:0], 1_1111_1111b}; the watchdog timer time-out period is multiple of 512*T32k=15.6ms.
4:0 unlock_key	Write 0x8 to unlock the write protection of this register.

10007008 TOPRGUWDT_RESTART Watchdog Counter Restart Register 00001971

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	wdt_restart															
Type	WO															
Reset	0	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1

Bit(s) Name	Description
15:0 wdt_restart	Write 0x1971 to reset watchdog timeout counter.

1000700C TOPRGUWDT_STA Watchdog Status Register (Will Not be Reset) 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	hw_wdt_rst	sw_wdt_rst	irq_assert	security_rst							ca9_wdt_rst	debug_rst	thermal_rst			
Type	RU	RU	RU	RU							RU	RU	RU			
Reset	0	0	0	0							0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														eint_key_rst	pcmsys_wdt_rst	spmsys_rst
Type														RU	RU	RU
Reset														0	0	0

Bit(s) Name	Description
31 hw_wdt_rst	Indicates hardware watchdog generated reset is asserted
30 sw_wdt_rst	Indicates software watchdog generated reset is asserted
29 irq_assert	Indicates IRQ is asserted instead of reset
28 security_rst	Indicates security reset is asserted
21:20 ca9_wdt_rst	Indicates ca9 generated reset is asserted (reserved)
19 debug_rst	Indicates debug generated reset is asserted
18 thermal_rst	Indicates thermal controller reset is asserted
	0: Disable 1: Enable
2 eint_key_rst	Indicates EINT key generated reset is asserted
1 pcmsys_wdt_rst	Indicates PCMSYS timeout generated reset is asserted
0 spmsys_rst	Indicates SPMSYS timeout generated reset is asserted

Bit(s)	Name	Description
--------	------	-------------

10007010 TOPRGUWDT INTERVAL Watchdog Reset Pulse Width Register 00000FFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	wdt_reset_interval															
Type	RW															
Reset					1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
11:0	wdt_reset_interval	Reset pulse width generated by watchdog 2T 32K for TD modem is required. Unit: 1T=1*32kHz

10007014 TOPRGUWDT SWRST Software Watchdog Reset Register 00001209

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	unlock_key															
Type	WO															
Reset	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	1

Bit(s)	Name	Description
15:0	unlock_key	Write 0x1209 to generate a software watchdog reset.

10007018 TOPRGUWDT SWSYSRST System Software Reset Register 88010000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	unlock_key														c2k_wdt_grst_b	c2ks_ys_grst_b
Type	WO														RW	RW
Reset	1	0	0	0	1	0	0	0							0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	audi_o_grst_b		mjc_grst_b	conn_mcu_grst_b	pwra_p_spictl_grst_b	apmi_xed_grst_b	conn_grst_b	grst_b_8	md_g_rst_b	ddrp_hy_g_rst_b	img_grst_b	vdec_grst_b	venc_grst_b	mfg_grst_b	mmsy_s_grst_b	infr_a_grst_b
Type	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	unlock_key	Write 0x88 to unlock the write protection of this register.
17	c2k_wdt_grst_b	Write 1 to reset the MODEM C2K system. 2T 32K duration is required for TD modem.
16	c2ksys_grst_b	Write 0 to release the reset of the MODEM C2K system
15	audio_grst_b	Write 1 to reset AUDIOSYS
13	mjc_grst_b	Write 1 to reset MJC.
12	conn_mcu_grst_b	Write 1 to reset CONNSYS.
11	pwrap_spictl_grst_b	Write 1 to reset pwrap_spictl (reserved) AND with mcu_grst_b.
10	apmixed_grst_b	Write 1 to reset APMIXEDSYS.
9	conn_grst_b	Write 1 to reset CONNSYS.
8	grst_b_8	Write 1 to reset INFRA_AO.
7	md_grst_b	Write 1 to reset the MODEM system. 2T 32K duration is required for TD modem.
6	ddrphy_grst_b	Write 1 to reset DDRPHY and MEMPLL.
5	img_grst_b	Write 1 to reset VENC, IMG and its related pad macro (cam, mipi_rx).
4	vdec_grst_b	Write 1 to reset VENC.
3	venc_grst_b	Write 1 to reset VENC.
2	mfg_grst_b	Write 1 to reset MFG.
1	mmsys_grst_b	Write 1 to reset MM and its related pad macro (SPI, DPI, MIPI_CFG, MIPI_TX).
0	infra_grst_b	Write 1 to reset INFRASYS and its related pad macro (NLI, EFUSE).

10007020 TOPRGUWDT Watchdog Non-reset Register 00000000
NONRST_REG (Will Not be Reset)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	non_reset_register															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	non_reset_register															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	non_reset_register	This register will not be reset by WDT; will only be reset by external system reset. Used for SW to record the status of the pervious boot.

10007024 TOPRGUWDT Watchdog Non-reset Register 00000000
NONRST_REG 2 (Will Not be Reset)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	non_reset_register2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	non_reset_register2															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
31:0 non_reset_register2	This register will not be reset by WDT; will only be reset by external system reset. Used for SW to record the status of the pervious boot.

10007030 TOPRGUWDT **Reset Request Mode Register**
REQ_MODE **(Will Not be Reset)** **333C0003**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	unlo ck_k ey										ca9_en		debu g_en	ther mal_ctl_en		
Type	WO										RW		RW	RW		
Reset	0	0	1	1	0	0	1	1			1	1	1	1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														eint_en	pcms ys_en	spms ys_en
Type														RW	RW	RW
Reset														0	1	1

Bit(s) Name	Description
31:24 unlock_key	Write 0x33 to unlock the write protection of this register.
21:20 ca9_en	Enables ca9 reset 0: Disable 1: Enable
19 debug_en	Enables debugsys reset 0: Disable 1: Enable
18 thermal_ctl_en	Enables thermal controller reset 0: Disable 1: Enable
2 eint_en	Enable eint reset 0: Disable 1: Enable
1 pcmsys_en	Enables pcmsys reset 0: Disable 1: Enable
0 spmsys_en	Enables spmsys reset 0: Disable 1: Enable

10007034 TOPRGUWDT **Reset Request IRQ Enable**
REQ_IRQ_EN **Register (Will Not be Reset)** **443C0007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	unlo ck_k ey										ca9_irq		debu g_irq	ther mal_ctl_irq		
Type	WO										RW		RW	RW		
Reset	0	1	0	0	0	1	0	0			1	1	1	1		

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														eint_irq	pcmsys_irq	spmsys_irq
Type														RW	RW	RW
Reset														1	1	1

Bit(s)	Name	Description
31:24	unlock_key	Write 0x44 to unlock the write protection of this register.
21:20	ca9_irq	Triggers IRQ instead of reset when ca9 reset is enabled 0: Trigger reset 1: Trigger IRQ
19	debug_irq	Triggers IRQ instead of reset when debugsys reset is enabled 0: Trigger reset 1: Trigger IRQ
18	thermal_ctl_irq	Triggers IRQ instead of reset when thermal controller reset is enabled 0: Trigger reset 1: Trigger IRQ
2	eint_irq	Triggers IRQ instead of reset when EINT reset is enabled 0: Trigger reset 1: Trigger IRQ
1	pcmsys_irq	Triggers IRQ instead of reset when PCMSYS reset is enabled 0: Trigger reset 1: Trigger IRQ
0	spmsys_irq	Triggers IRQ instead of reset when SPMSYS reset is enabled 0: Trigger reset 1: Trigger IRQ

10007038 TOPRGUWDT External Reset Request IRQ **00000000**
EXT REQ CON Enable Register (Will Not be Reset)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									eint_sel							eint_dg_en
Type									RW							RW
Reset									0	0	0	0				0

Bit(s)	Name	Description
7:4	eint_sel	Selects EINT key
0	eint_dg_en	Enables EINT signal deglitch 0: Disable 1: Enable

**10007040 TOPRGUWDT
 DRAMC_CTL**
**Debug Control Register (Will
 Not be Reset)**
590000F1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	unlock_key														ddr_sref_sta	ddr_reserve_sta	
Type	WO															RU	RO
Reset	0	1	0	1	1	0	0	1							0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		rg_mcu_pwr_iso_dis	rg_mcu_pwr_on_s	rg_mcu_pwr_on		rg_dramc_conf_iso_en_pre	rg_dramc_iso_en_pre	rg_dramc_sref_en_pre	rg_dramc_timeout					rg_mcu_cache_preserve_en	rg_dfd_count_en	rg_ddr_protect_en	
Type		RW	RW	RW		RW	RW	RW	RW					RW	RW	RW	
Reset		0	0	0		0	0	0	1	1	1	1		0	0	1	

Bit(s)	Name	Description
31:24	unlock_key	Write 0x59 to unlock the write protection of this register.
17	ddr_sref_sta	Indicates the current DDR status 0: Currently not in self-refresh mode 1: Currently in self-refresh mode
16	ddr_reserve_sta	Indicates ddr_reserve_mode is successful 0: Fail 1: Succeed
14	rg_mcu_pwr_iso_dis	0: Disable 1: Enable
13	rg_mcu_pwr_on_s	0: Disable 1: Enable
12	rg_mcu_pwr_on	0: Disable 1: Enable
10	rg_dramc_conf_iso_en_pre	ddr_reserve_mode related write register
9	rg_dramc_iso_en_pre	ddr_reserve_mode related write register
8	rg_dramc_sref_en_pre	ddr_reserve_mode related write register
7:4	rg_dramc_timeout	ddr_reserve_mode related write register
2	rg_mcu_cache_preserve_en	MCU cache preserve enable register 0: Disable 1: Enable
1	rg_dfd_count_en	Enables counting for prorammmable DFD counter 0: Disable 1: Enable
0	rg_ddr_protect_en	Enables ddr_protect_mode When ddr_reserve_mode is enabled, ddr_protect_en will be overridden automatically. For debugging. 0: Disable 1: Enable

**10007044 TOPRGUWDT
 LATCH_CTL**
Latch Control Register
95000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	unlock_key												dramc_writes	dramc_writes	dramc_reads	dramc_reads

													t_en1	t_en0	t_en1	t_en0	
Type	WO												RW	RW	RW	RW	
Reset	1	0	0	1	0	1	0	1					0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rg_dfd_timeout												dramc_latch_en		rg_spm_latch_en	rg_mcu_latch_en	latchctl_en
Type	RW												RW		RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:24	unlock_key	Write 0x95 to unlock the write protection of this register.
19	dramc_wt_test_en1	Enables DRAMC ch1 write latch 0: Disable 1: Enable
18	dramc_wt_test_en0	Enables DRAMC cho write latch 0: Disable 1: Enable
17	dramc_rd_test_en1	Enables DRAMC ch1 read latch 0: Disable 1: Enable
16	dramc_rd_test_en0	Enables DRAMC cho read latch 0: Disable 1: Enable
15:5	rg_dfd_timeout	Sets up DFD counting number
4	dramc_latch_en	Enables DRAMC latch 0: Disable 1: Enable
2	rg_spm_latch_en	Enables SPM latch 0: Disable 1: Enable
1	rg_mcu_latch_en	Enables MCU latch 0: Disable 1: Enable
0	latchctl_en	Triggers MCU latch, SPM latch and DRAMC latch 0: Disable 1: Enable

10007050 TOPRGUWDT Register for Intercore Sync 00000000
INTERCORE_SYNC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_intercore_sync															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_intercore_sync															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	rg_intercore_sync	Register for using intercore sync

Bit(s) Name	Description
-------------	-------------

10007054 TOPRGUWDT **Set Control of Register for** **00000000**
INTERCORE_SYNC_SET **Intercore Sync**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_intercore_sync_set															
Type	OTHER															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_intercore_sync_set															
Type	OTHER															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 rg_intercore_sync_set	Set the correspondent bit of rg_intercore_sync to 1'b1.

10007058 TOPRGUWDT **Clear Control of Register for** **00000000**
INTERCORE_SYNC_CLR **Intercore Sync**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_intercore_sync_clr															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_intercore_sync_clr															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 rg_intercore_sync_clr	Set the correspondent bit of rg_intercore_sync to 1'b0.

10007080 TOPRGUWDT **Reset Deglitch Enable Register 1** **00000000**
RSTDEG_EN1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	en															
Type	RO															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	en_key															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31 en	Indicates reset deglitch is enabled or not 0: Disable 1: Enable
15:0 en_key	Write 0xa357 to enable the reset deglitch function Both WDT_RSTDEG_EN1 and WDT_RSTDEG_EN2 need to write correct key to enable this function.

Bit(s)	Name	Description
--------	------	-------------

10007084 TOPRGUWDT Reset Deglitch Enable Register 2 00000000
RSTDEG_EN2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	en															
Type	RO															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	en_key															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	en	Indicates reset deglitch is enabled or not 0: Disable 1: Enable
15:0	en_key	Write 0x67d2 to enable the reset deglitch function Both WDT_RSTDEG_EN1 and WDT_RSTDEG_EN2 need to write correct key to enable this function.

10007500 TOPRGUDEBU G 0 REG Shadow Register of 0000004D
WDT_MODE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								shad ow_w dt_c nt_r eset _sel	shad ow_d dr_r eser ve_m ode	shad ow_d ual_ mode	shad ow_i rq_l vl_e n	shad ow_w dt_r esta rt_d ummy _en	shad ow_w dt_i rq	shad ow_e xten	shad ow_e xtpol	shad ow_w dt_e n
Type								RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset								0	0	1	0	0	1	1	0	1

Bit(s)	Name	Description
8	shadow_wdt_cnt_reset_sel	
7	shadow_ddr_reserve_mode	
6	shadow_dual_mode	
5	shadow_irq_lvl_en	0: Disable 1: Enable
4	shadow_wdt_restart_dummy_en	
3	shadow_wdt_irq	
2	shadow_exten	0: Disable 1: Enable
1	shadow_extpol	
0	shadow_wdt_en	0: Disable 1: Enable

10007504 TOPRGUDEBUG_1_REG Shadow Register of WDT_STA 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	shadow_hw_wdt_rst	shadow_sw_wdt_rst	shadow_irq_assert	shadow_security_rst					rsvd		shadow_ca9_wdt_rst		shadow_debug_rst	shadow_thermal_rst		
Type	RU	RU	RU	RU					RO		RU		RU	RU		
Reset	0	0	0	0					0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														shadow_eint_key_rst	shadow_pcmsys_wdt_rst	shadow_spmys_rst
Type														RU	RU	RU
Reset														0	0	0

Bit(s)	Name	Description
31	shadow_hw_wdt_rst	
30	shadow_sw_wdt_rst	
29	shadow_irq_assert	
28	shadow_security_rst	
23:22	rsvd	
21:20	shadow_ca9_wdt_rst	
19	shadow_debug_rst	
18	shadow_thermal_rst	
2	shadow_eint_key_rst	
1	shadow_pcmsys_wdt_rst	
0	shadow_spmys_rst	

10007508 TOPRGUDEBUG_2_REG Shadow Register of WDT_DEBUG_CTL 000000F1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															ddr_sref_sta	ddr_reserve_sta
Type															RU	RO
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		rg_mcu_pwr_iso	rg_mcu_pwr_on	rg_mcu_pwr_off		rg_dramc_conf_on	rg_dramc_iso_en	rg_dramc_sref_en	rg_dramc_timeout					rg_mcu_cache_pre serv_en	rg_dfcount_en	rg_ddr_protect_en
Type		RO	RO	RO		RO	RO	RO	RO					RO	RO	RO
Reset		0	0	0		0	0	0	1	1	1	1		0	0	1

Bit(s)	Name	Description
17	ddr_sref_sta	Indicates the current DDR status 0: Currently not in self-refresh mode 1: Currently in self-refresh mode
16	ddr_reserve_sta	Indicates ddr_reserve_mode is successful

Bit(s)	Name	Description
		0: Fail 1: Succeed
14	rg_mcu_pwr_iso_dis	0: Disable 1: Enable
13	rg_mcu_pwr_on_s	0: Disable 1: Enable
12	rg_mcu_pwr_on	0: Disable 1: Enable
10	rg_dramc_conf_iso_en	ddr_reserve_mode related register (current value) 0: Disable 1: Enable
9	rg_dramc_iso_en	ddr_reserve_mode related register (current value) 0: Disable 1: Enable
8	rg_dramc_sref_en	ddr_reserve_mode related register (current value) 0: Disable 1: Enable
7:4	rg_dramc_timeout	ddr_reserve_mode related register (current value)
2	rg_mcu_cache_preserve_en	MCU cache preserve enable register 0: Disable 1: Enable
1	rg_dfd_count_en	Enables counting for prorammmable DFD counter 0: Disable 1: Enable
0	rg_ddr_protect_en	Enables ddr_protect_mode When ddr_reserve_mode is enabled, ddr_protect_en will be overridden automatically. For debugging. 0: Disable 1: Enable

1000750C TOPRGUDEBU G 3 REG Shadow Register of 003C0003
WDT_REQ_MODE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									rsvd		shadow_ca9_en		shadow_debug_en	shadow_thermal_en		
Type									RO		RO		RO	RO		
Reset									0	0	1	1	1	1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															shadow_spsys_en	shadow_thermal_en
Type															RO	RO
Reset															1	1

Bit(s)	Name	Description
23:22	rsvd	
21:20	shadow_ca9_en	0: Disable 1: Enable
19	shadow_debug_en	0: Disable

Bit(s)	Name	Description
18	shadow_thermal_ctl_en	1: Enable 0: Disable
1	shadow_scpsys_en	1: Enable 0: Disable
0	shadow_thermal_en	1: Enable 0: Disable

10007510 TOPRGUDEBUG_4_REG Shadow Register of WDT_REG_IRQ_EN 003C0007

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									rsvd		shadow_ca9_irq	shadow_debug_irq	shadow_thermal_ctl_irq			
Type									RO		RO	RO	RO			
Reset									0	0	1	1	1	1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														shadow_eint_irq	shadow_pcmsys_irq	shadow_spmsys_irq
Type														RO	RO	RO
Reset														1	1	1

Bit(s)	Name	Description
23:22	rsvd	
21:20	shadow_ca9_irq	
19	shadow_debug_irq	0: Trigger reset 1: Trigger IRQ
18	shadow_thermal_ctl_irq	0: Trigger reset 1: Trigger IRQ
2	shadow_eint_irq	Triggers IRQ instead of reset when EINT reset is enabled 0: Trigger reset 1: Trigger IRQ
1	shadow_pcmsys_irq	0: Trigger reset 1: Trigger IRQ
0	shadow_spmsys_irq	Triggers IRQ instead of reset when SPMSYS reset is enabled 0: Trigger reset 1: Trigger IRQ

2.3 PMIC Wrapper

Module name: PMIC_WRAP Base address: (+1000D000h)

Address	Name	Width	Register Function
1000D000	<u>MUX_SEL</u>	8	SPI MUX Selection
1000D004	<u>WRAP_EN</u>	8	SPI Wrapper Enable
1000D008	<u>DIO_EN</u>	8	Dual I/O Mode Enable of MT63xx
1000D00C	<u>SIDL</u>	8	Serial Input Delay
1000D010	<u>RDDMY</u>	8	Read Dummy Cycle Number of MT63xx
1000D014	<u>SI CK CON</u>	8	SI Enable Delay
1000D018	<u>CSHEXT WRIT E</u>	8	CS High Extension - Write
1000D01C	<u>CSHEXT READ</u>	8	CS High Extension - Read
1000D020	<u>CSLEXT STAR T</u>	8	CS Low Extension - Start
1000D024	<u>CSLEXT END</u>	8	CS Low Extension - End
1000D028	<u>STAUPD PRD</u>	8	Status Update Contro Register
1000D02C	<u>STAUPD GRPE N</u>	8	Status Update Group Enable
1000D030	<u>EINT STA0 A DR</u>	16	Address of External Interrupt status register 0
1000D034	<u>EINT STA1 AD R</u>	16	Address of External Interrupt status register 1
1000D038	<u>EINT STA</u>	8	External Interrupt status register
1000D03C	<u>EINT CLR</u>	8	EINT status Clear
1000D040	<u>STAUPD MAN TRIG</u>	8	Status Update Manual Trigger
1000D044	<u>STAUPD STA</u>	16	Status Update Status
1000D048	<u>WRAP STA</u>	16	Wrapper Status
1000D04C	<u>HARB INIT</u>	8	Arbiter Initialization
1000D050	<u>HARB HPRIO</u>	32	Arbiter Priority Setting
1000D054	<u>HIPRIO ARB EN</u>	32	Arbiter Source Enables
1000D058	<u>HARB STA0</u>	32	High Priority Arbiter Status 0
1000D05C	<u>HARB STA1</u>	32	High Priority Arbiter Status 1
1000D060	<u>MAN EN</u>	8	SPI Manual Mode Enable
1000D064	<u>MAN CMD</u>	16	Manual Command
1000D068	<u>MAN RDATA</u>	16	Manual Read Data
1000D06C	<u>MAN VLDCLR</u>	8	Manual Valid Clear
1000D070	<u>WACS0 EN</u>	8	Wrapper Access (#0) Enable
1000D074	<u>INIT DONE0</u>	8	Initialization Done
1000D078	<u>WACS0 CMD</u>	32	Wrapper Access (#0) Command
1000D07C	<u>WACS0 RDAT A</u>	32	Wrapper Access (#0) Read Data
1000D080	<u>WACS0 VLDCL R</u>	8	Wapper Access (#0) Valid Clear
1000D084	<u>WACS1 EN</u>	8	Wapper Access (#1) Enable
1000D088	<u>INIT DONE1</u>	8	Initialization Done
1000D08C	<u>WACS1 CMD</u>	32	Wapper Access (#1) Command
1000D090	<u>WACS1 RDATA</u>	32	Wapper Access (#1) Read Data

Address	Name	Width	Register Function
1000D094	<u>WACS1_VLDCLR</u>	8	Wapper Access (#1) Valid Clear
1000D098	<u>WACS2_EN</u>	8	Wapper Access (#2) Enable
1000D09C	<u>INIT_DONE2</u>	8	Initialization Done
1000DoA0	<u>WACS2_CMD</u>	32	Wapper Access (#2) Command
1000DoA4	<u>WACS2_RDAT_A</u>	32	Wapper Access (#2) Read Data
1000DoA8	<u>WACS2_VLDCLR</u>	8	Wapper Access (#2) Valid Clear
1000DoAC	<u>WACS3_EN</u>	8	Wapper Access (#3) Enable
1000DoBo	<u>INIT_DONE3</u>	8	Initialization Done
1000DoB4	<u>WACS3_CMD</u>	32	Wapper Access (#3) Command
1000DoB8	<u>WACS3_RDAT_A</u>	32	Wapper Access (#3) Read Data
1000DoBC	<u>WACS3_VLDCLR</u>	8	Wapper Access (#3) Valid Clear
1000DoCo	<u>INTo_EN</u>	32	Interrupt Enable
1000DoC4	<u>INTo_FLG_RAW</u>	32	Interrupt Flags - Raw
1000DoC8	<u>INTo_FLG</u>	32	Interrupt Flags
1000DoCC	<u>INTo_CLR</u>	32	Interrupt Clear
1000DoD0	<u>INT1_EN</u>	32	Interrupt Enable
1000DoD4	<u>INT1_FLG_RAW</u>	32	Interrupt Flags - Raw
1000DoD8	<u>INT1_FLG</u>	32	Interrupt Flags
1000DoDC	<u>INT1_CLR</u>	32	Interrupt Clear
1000DoE0	<u>SIG_ADR</u>	32	Signature Address in MT63xx
1000DoE4	<u>SIG_MODE</u>	8	Signature Checking Mode in MT63xx
1000DoE8	<u>SIG_VALUE</u>	32	Signature Value in MT63xx
1000DoEC	<u>SIG_ERRVAL</u>	32	Error Signature Value in MT63xx
1000DoFo	<u>CRC_EN</u>	8	CRC enable
1000DoF4	<u>TIMER_EN</u>	16	Timer Enable
1000DoF8	<u>TIMER_STA</u>	32	Timer Status
1000DoFC	<u>WDT_UNIT</u>	8	Watch Dog Timer Unit
1000D100	<u>WDT_SRC_EN</u>	32	Watch Dog Timer Source Enable
1000D104	<u>WDT_FLG</u>	32	Watch Dog Flag
1000D108	<u>DEBUG_INT_SEL</u>	8	Debug Interrupt Selection
1000D10C	<u>DVFS_ADR0</u>	16	DVFS Command #0 - Address
1000D110	<u>DVFS_WDATA0</u>	16	DVFS Command #0 - Write Data
1000D114	<u>DVFS_ADR1</u>	16	DVFS Command #1 - Address
1000D118	<u>DVFS_WDATA1</u>	16	DVFS Command #1 - Write Data
1000D11C	<u>DVFS_ADR2</u>	16	DVFS Command #2 - Address
1000D120	<u>DVFS_WDATA2</u>	16	DVFS Command #2 - Write Data
1000D124	<u>DVFS_ADR3</u>	16	DVFS Command #3 - Address
1000D128	<u>DVFS_WDATA3</u>	16	DVFS Command #3 - Write Data
1000D12C	<u>DVFS_ADR4</u>	16	DVFS Command #4 - Address

Address	Name	Width	Register Function
1000D130	<u>DVFS_WDATA</u> 4	16	DVFS Command #4 - Write Data
1000D134	<u>DVFS_ADR</u> 5	16	DVFS Command #5 - Address
1000D138	<u>DVFS_WDATA</u> 5	16	DVFS Command #5 - Write Data
1000D13C	<u>DVFS_ADR</u> 6	16	DVFS Command #6 - Address
1000D140	<u>DVFS_WDATA</u> 6	16	DVFS Command #6 - Write Data
1000D144	<u>DVFS_ADR</u> 7	16	DVFS Command #7 - Address
1000D148	<u>DVFS_WDATA</u> 7	16	DVFS Command #7 - Write Data
1000D14C	<u>DVFS_ADR</u> 8	16	DVFS Command #8 - Address
1000D150	<u>DVFS_WDATA</u> 8	16	DVFS Command #8 - Write Data
1000D154	<u>DVFS_ADR</u> 9	16	DVFS Command #9 - Address
1000D158	<u>DVFS_WDATA</u> 9	16	DVFS Command #9 - Write Data
1000D15C	<u>DVFS_ADR</u> 10	16	DVFS Command #10 - Address
1000D160	<u>DVFS_WDATA</u> 10	16	DVFS Command #10 - Write Data
1000D164	<u>DVFS_ADR</u> 11	16	DVFS Command #11 - Address
1000D168	<u>DVFS_WDATA</u> 11	16	DVFS Command #11 - Write Data
1000D16C	<u>DVFS_ADR</u> 12	16	DVFS Command #12 - Address
1000D170	<u>DVFS_WDATA</u> 12	16	DVFS Command #12 - Write Data
1000D174	<u>DVFS_ADR</u> 13	16	DVFS Command #13 - Address
1000D178	<u>DVFS_WDATA</u> 13	16	DVFS Command #13 - Write Data
1000D17C	<u>DVFS_ADR</u> 14	16	DVFS Command #14 - Address
1000D180	<u>DVFS_WDATA</u> 14	16	DVFS Command #14 - Write Data
1000D184	<u>DVFS_ADR</u> 15	16	DVFS Command #15 - Address
1000D188	<u>DVFS_WDATA</u> 15	16	DVFS Command #15 - Write Data
1000D18C	<u>DCXO_ENABLE</u>	8	DCXO_ENABLE
1000D190	<u>DCXO_CONN_ADR</u> 0	16	DCXO_CONN Command #0 - Address
1000D194	<u>DCXO_CONN_WDATA</u> 0	16	DCXO_CONN Command #0 - Write Data
1000D198	<u>DCXO_CONN_ADR</u> 1	16	DCXO_CONN Command #1 - Address
1000D19C	<u>DCXO_CONN_WDATA</u> 1	16	DCXO_CONN Command #1- Write Data
1000D1A0	<u>DCXO_NFC_ADR</u> 0	16	DCXO_NFC Command #0 - Address
1000D1A4	<u>DCXO_NFC_WDATA</u> 0	16	DCXO_NFC Command #0 - Write Data
1000D1A8	<u>DCXO_NFC_ADR</u> 1	16	DCXO_NFC Command #1 - Address
1000D1AC	<u>DCXO_NFC_WDATA</u> 1	16	DCXO_NFC Command #1- Write Data
1000D1B0	<u>SPMINF_STA</u>	16	SPM interface status register

Address	Name	Width	Register Function
1000D1B4	<u>CIPHER_KEY_SEL</u>	8	CIPHER Key Selection
1000D1B8	<u>CIPHER_IV_SEL</u>	8	CIPHER Initial Vector Selection
1000D1BC	<u>CIPHER_EN</u>	8	CIPHER Engine Enable
1000D1C0	<u>CIPHER_RDY</u>	8	CIPHER Data Ready
1000D1C4	<u>CIPHER_MODE</u>	8	CIPHER Mode Enable
1000D1C8	<u>CIPHER_SWRS_T</u>	8	CIPHER Soft Reset
1000D1CC	<u>DCM_EN</u>	16	Internal DCM Enable
1000D1D0	<u>DCM_SPI_DBC_PRD</u>	8	Debounce Period at Entering DCM Mode for SPI_CK
1000D1D4	<u>DCM_DBC_PRD</u>	8	Debounce Period at Entering DCM Mode for SYS_CK
1000D1D8	<u>EXT_CK</u>	8	Extra Clock number
1000D1DC	<u>ADC_CMD_ADDR</u>	16	AuxADC command register address
1000D1E0	<u>PWRAP_ADC_CMD</u>	16	Command to AuxADC
1000D1E4	<u>ADC_RDATA_ADDR</u>	16	Address of thermal data [15:0] register in AuxADC
1000D1E8	<u>GPS_STA</u>	32	GPS Interface Status (Debug)
1000D1EC	<u>SWRST</u>	8	Software reset
1000D1F0	<u>HARB_SLEEP_GATED_CTRL</u>	8	Enable the sleep gated harb function
1000D1F4	<u>MD_ADC_RDATA_ADDR_LATEST</u>	16	Address of the latest thermal data [15:0] register in AuxADC
1000D1F8	<u>MD_ADC_RDATA_ADDR_WP</u>	16	Address of the latest buffer thermal data pointer
1000D1FC	<u>MD_ADC_RDATA_ADDR0</u>	16	Address of the buffer thermal data0
1000D200	<u>MD_ADC_RDATA_ADDR1</u>	16	Address of the buffer thermal data1
1000D204	<u>MD_ADC_RDATA_ADDR2</u>	16	Address of the buffer thermal data2
1000D208	<u>MD_ADC_RDATA_ADDR3</u>	16	Address of the buffer thermal data3
1000D20C	<u>MD_ADC_RDATA_ADDR4</u>	16	Address of the buffer thermal data4
1000D210	<u>MD_ADC_RDATA_ADDR5</u>	16	Address of the buffer thermal data5
1000D214	<u>MD_ADC_RDATA_ADDR6</u>	16	Address of the buffer thermal data6
1000D218	<u>MD_ADC_RDATA_ADDR7</u>	16	Address of the buffer thermal data7
1000D21C	<u>MD_ADC_RDATA_ADDR8</u>	16	Address of the buffer thermal data8
1000D220	<u>MD_ADC_RDATA_ADDR9</u>	16	Address of the buffer thermal data9
1000D224	<u>MD_ADC_RDATA_ADDR10</u>	16	Address of the buffer thermal data10
1000D228	<u>MD_ADC_RDATA_ADDR11</u>	16	Address of the buffer thermal data11

Address	Name	Width	Register Function
1000D22C	<u>MD_ADC_RDA TA_ADDR12</u>	16	Address of the buffer thermal data12
1000D230	<u>MD_ADC_RDA TA_ADDR13</u>	16	Address of the buffer thermal data13
1000D234	<u>MD_ADC_RDA TA_ADDR14</u>	16	Address of the buffer thermal data14
1000D238	<u>MD_ADC_RDA TA_ADDR15</u>	16	Address of the buffer thermal data15
1000D23C	<u>MD_ADC_RDA TA_ADDR16</u>	16	Address of the buffer thermal data16
1000D240	<u>MD_ADC_RDA TA_ADDR17</u>	16	Address of the buffer thermal data17
1000D244	<u>MD_ADC_RDA TA_ADDR18</u>	16	Address of the buffer thermal data18
1000D248	<u>MD_ADC_RDA TA_ADDR19</u>	16	Address of the buffer thermal data19
1000D24C	<u>MD_ADC_RDA TA_ADDR20</u>	16	Address of the buffer thermal data20
1000D250	<u>MD_ADC_RDA TA_ADDR21</u>	16	Address of the buffer thermal data21
1000D254	<u>MD_ADC_RDA TA_ADDR22</u>	16	Address of the buffer thermal data22
1000D258	<u>MD_ADC_RDA TA_ADDR23</u>	16	Address of the buffer thermal data23
1000D25C	<u>MD_ADC_RDA TA_ADDR24</u>	16	Address of the buffer thermal data24
1000D260	<u>MD_ADC_RDA TA_ADDR25</u>	16	Address of the buffer thermal data25
1000D264	<u>MD_ADC_RDA TA_ADDR26</u>	16	Address of the buffer thermal data26
1000D268	<u>MD_ADC_RDA TA_ADDR27</u>	16	Address of the buffer thermal data27
1000D26C	<u>MD_ADC_RDA TA_ADDR28</u>	16	Address of the buffer thermal data28
1000D270	<u>MD_ADC_RDA TA_ADDR29</u>	16	Address of the buffer thermal data29
1000D274	<u>MD_ADC_RDA TA_ADDR30</u>	16	Address of the buffer thermal data30
1000D278	<u>MD_ADC_RDA TA_ADDR31</u>	16	Address of the buffer thermal data31
1000D27C	<u>MD_ADC_MODE SEL</u>	8	MD_AUXADC_MODE_LATCH_SEL
1000D280	<u>MD_ADC_STA 0</u>	32	MD_AUXADC Interface Status0 (Debug)
1000D284	<u>MD_ADC_STA1</u>	32	MD_AUXADC Interface Status1 (Debug)
1000D288	<u>PRIORITY_USE R_SEL_0</u>	32	ARBITER_PRIORITY_USER_SEL_0
1000D28C	<u>PRIORITY_USE R_SEL_1</u>	32	ARBITER_PRIORITY_USER_SEL_1
1000D290	<u>ARBITER_OUT SEL_0</u>	32	ARBITER_OUT_SEL_0
1000D294	<u>ARBITER_OUT SEL_1</u>	32	ARBITER_OUT_SEL_1
1000D298	<u>STARV_COUNT ER_0</u>	16	STARV_COUNTER_0
1000D29C	<u>STARV_COUNT</u>	16	STARV_COUNTER_1

Address	Name	Width	Register Function
	<u>ER 1</u>		
1000D2A0	<u>STARV COUNT ER 2</u>	16	STARV_COUNTER_2
1000D2A4	<u>STARV COUNT ER 3</u>	16	STARV_COUNTER_3
1000D2A8	<u>STARV COUNT ER 4</u>	16	STARV_COUNTER_4
1000D2AC	<u>STARV COUNT ER 5</u>	16	STARV_COUNTER_5
1000D2B0	<u>STARV COUNT ER 6</u>	16	STARV_COUNTER_6
1000D2B4	<u>STARV COUNT ER 7</u>	16	STARV_COUNTER_7
1000D2B8	<u>STARV COUNT ER 8</u>	16	STARV_COUNTER_8
1000D2BC	<u>STARV COUNT ER 9</u>	16	STARV_COUNTER_9
1000D2C0	<u>STARV COUNT ER 10</u>	16	STARV_COUNTER_10
1000D2C4	<u>STARV COUNT ER 11</u>	16	STARV_COUNTER_11
1000D2C8	<u>STARV COUNT ER 12</u>	16	STARV_COUNTER_12
1000D2CC	<u>STARV COUNT ER 13</u>	16	STARV_COUNTER_13
1000D2D0	<u>STARV COUNT ER 14</u>	16	STARV_COUNTER_14
1000D2D4	<u>STARV COUNT ER 15</u>	16	STARV_COUNTER_15
1000D2D8	<u>STARV COUNT ER 0 STATUS</u>	32	STARV_COUNTER_0_STATUS
1000D2DC	<u>STARV COUNT ER 1 STATUS</u>	32	STARV_COUNTER_1_STATUS
1000D2E0	<u>STARV COUNT ER 2 STATUS</u>	32	STARV_COUNTER_2_STATUS
1000D2E4	<u>STARV COUNT ER 3 STATUS</u>	32	STARV_COUNTER_3_STATUS
1000D2E8	<u>STARV COUNT ER 4 STATUS</u>	32	STARV_COUNTER_4_STATUS
1000D2EC	<u>STARV COUNT ER 5 STATUS</u>	32	STARV_COUNTER_5_STATUS
1000D2F0	<u>STARV COUNT ER 6 STATUS</u>	32	STARV_COUNTER_6_STATUS
1000D2F4	<u>STARV COUNT ER 7 STATUS</u>	32	STARV_COUNTER_7_STATUS
1000D2F8	<u>STARV COUNT ER 8 STATUS</u>	32	STARV_COUNTER_8_STATUS
1000D2FC	<u>STARV COUNT ER 9 STATUS</u>	32	STARV_COUNTER_9_STATUS
1000D300	<u>STARV COUNT ER 10 STATUS</u>	32	STARV_COUNTER_10_STATUS
1000D304	<u>STARV COUNT ER 11 STATUS</u>	32	STARV_COUNTER_11_STATUS
1000D308	<u>STARV COUNT ER 12 STATUS</u>	32	STARV_COUNTER_12_STATUS

Address	Name	Width	Register Function
1000D30C	<u>STARV_COUNTER_13_STATUS</u>	32	STARV_COUNTER_13_STATUS
1000D310	<u>STARV_COUNTER_14_STATUS</u>	32	STARV_COUNTER_14_STATUS
1000D314	<u>STARV_COUNTER_15_STATUS</u>	32	STARV_COUNTER_15_STATUS
1000D318	<u>STARV_COUNTER_CLR</u>	16	STARV_COUNTER_CLR
1000D31C	<u>STARV_Prio_STATUS</u>	16	STARV_Prio_STATUS
1000D320	<u>DEBUG_STATUS</u>	8	DEBUG_STATUS
1000D324	<u>DEBUG_SEQUENCE_0</u>	32	DEBUG_SEQUENCE_0
1000D328	<u>DEBUG_SEQUENCE_1</u>	32	DEBUG_SEQUENCE_1
1000D32C	<u>DEBUG_SEQUENCE_2</u>	32	DEBUG_SEQUENCE_2
1000D330	<u>DEBUG_SEQUENCE_3</u>	32	DEBUG_SEQUENCE_3
1000D334	<u>DEBUG_SEQUENCE_4</u>	32	DEBUG_SEQUENCE_4
1000D338	<u>DEBUG_SEQUENCE_5</u>	32	DEBUG_SEQUENCE_5
1000D33C	<u>DEBUG_SEQUENCE_6</u>	32	DEBUG_SEQUENCE_6

1000D000 MUX_SEL **SPI MUX Selection** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																MUX_SEL
Type																RW
Reset																0

Bit(s)	Name	Description
0	MUX_SEL	Select SPI controller source 0: SPI is controlled by automatic wrapper 1: SPI is controlled in manual mode.

1000D004 WRAP_EN **SPI Wrapper Enable** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WRAP_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	WRAP_EN	Automatic wrapper circuit enabling switch. 0: Wrapper circuit is disabled, but the current transaction will be finished. 1: Wrapper circuit is enabled, and new request can be accepted once wrapper

Bit(s)	Name	Description
		is available

1000D008 DIO_EN Dual I/O Mode Enable of MT63xx 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DIO_EN1	DIO_EN0
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	DIO_EN1	SPI dual I/O mode feature enabling switch for PMIC1. 0: Disable SPI dual I/O mode 1: Enable SPI dual I/O mode
0	DIO_EN0	SPI dual I/O mode feature enabling switch for PMIC0. 0: Disable SPI dual I/O mode 1: Enable SPI dual I/O mode

1000D00C SIDLY Serial Input Delay 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															SIDLY	
Type															RW	
Reset															0	0

Bit(s)	Name	Description
1:0	SIDLY	Control SPI input data strobe timing. The default setting (0ns) corresponds to strobing at rising edge of SPI CLK. 0: Delay 0ns 1: Delay 2ns 2: Delay 4ns 3: Delay 6ns

1000D010 RDDMY Read Dummy Cycle Number of MT63xx FF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RDDMY1				RDDMY0			
Type									RW				RW			
Reset									1	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:4	RDDMY1	Applies (1+RDDMY1[3:0])T of dummy read cycles before read data phase This setting should be in accordance with the one in slave. The max dummy cycle is 16T.
3:0	RDDMY0	Applies (1+RDDMY0[3:0])T of dummy read cycles before read data phase. This setting should be in accordance with the one in slave. The max dummy cycle is 16T.

1000D014 SI CK CON **SI Enable Delay** **01**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														SI_EN_SEL		SI_C K_SE L
Type														RW		RW
Reset														0	0	1

Bit(s)	Name	Description
2:1	SI_EN_SEL	Control SI enabling timing. T is the period of SPI CLK. 0: Delay 0T 1: Delay 1T 2: Delay 2T 3: Dealy 3T
0	SI_CK_SEL	0: Choose inverted SPI CLK 1: Choose SPI CLK

1000D018 CSHEXT WRIT **CS High Extension - Write** **0F**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CSHEXT_WRITE							
Type									RW							
Reset									0	0	0	0	1	1	1	1

Bit(s)	Name	Description
7:0	CSHEXT_WRITE	After finishing a write transaction, extends CS high time to be at least (1+CSHEXT_WRITE[3:0])T of SPI CLK. Applies to the CS high time between ADR and DATA of a write transaction.

1000D01C CSHEXT READ **CS High Extension - Read** **0F**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CSHEXT_READ							
Type									RW							
Reset									0	0	0	0	1	1	1	1

Bit(s)	Name	Description
7:0	CSHEXT_READ	After finishing a read transaction, extends CS high time to be at least (1+CSHEXT_READ[3:0])T of SPI CLK. Applies to the CS high time between ADR and DATA of a read transaction.

1000D020 CSLEXT START **CS Low Extension - Start** **0F**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														CSLEXT_START			
Type														RW			
Reset														1	1	1	1

Bit(s)	Name	Description
3:0	CSLEXT_START	Extends CS low time after CSL command to be at least (1.5+CSLEXT_START[3:0])T of SPI CLK

1000D024 CSLEXT_END CS Low Extension - End oF

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														CSLEXT_END			
Type														RW			
Reset														1	1	1	1

Bit(s)	Name	Description
3:0	CSLEXT_END	Extends CS low time before CSH command to be at least (1.5+CSLEXT_END[3:0])T of SPI CLK

1000D028 STAUPD_PRD Status Update Contro Register oO

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														STAUPD_PRD			
Type														RW			
Reset														0	0	0	0

Bit(s)	Name	Description
3:0	STAUPD_PRD	Selects periodic status update timing (period). This status will be updated every selected time period. Unit: 19.7us 0: Disable 1: 19.7us 2: 39.4us 5: 98.5us 15: 295.5us

1000D02C STAUPD_GRP EN Status Update Group Enable oC

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name														STAUPD_GRPEN							
Type														RW							
Reset														0	0	0	0	1	1	0	0

Bit(s)	Name	Description
7:0	STAUPD_GRPEN	Enables switch for each status update group. [0]: Signature from MT6328 [1]: Signature from MT63xx [2]: Interrupt Status from MT6328 [3]: Interrupt Status from MT63xx

Bit(s)	Name	Description
3:0	EINT_CLR	Write 1 to corresponding bit to clear EINT status flag. Ex: Write 4'b0100 will clear bit 2 (CPU IRQ status in MT63xx)

1000D040 STAUPD_MAN **Status Update Manual Trigger** **00**
TRIG

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STAUPD_MAN_TRIG
Type																WO
Reset																0

Bit(s)	Name	Description
0	STAUPD_MAN_TRIG	Set to 1 to manually trigger the status update circuit.

1000D044 STAUPD_STA **Status Update Status** **0000**
STAUPD_STA

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								STAUPD_FSM			STAUPD_ALE_CNT			STAUPD_DLE_CNT		
Type								RU			RU			RU		
Reset								0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
8:6	STAUPD_FSM	Current STAUPD FSM state 0: IDLE 2: REQ 4: WFDLE
5:3	STAUPD_ALE_CNT	Request count every time STAUPD is triggered. For every period of STAUPD_PRD, 4 status update request will be triggered.
2:0	STAUPD_DLE_CNT	Read data count every time STAUPD is triggered. For every period of STAUPD_PRD, 4 status will be received after requests have been sent.

1000D048 WRAP_STA **Wrapper Status** **0280**
WRAP_STA

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		WRAP_FSM				AG_WRA P_REQ	AG_WRA P_W	WRA P_CH REQ	WRA P_CH _W	WRAP_AG DLE_REST CNT	WRAP_CH ALE_RESTC NT	WRAP_CH_DLE_RESTCNT				
Type		RU				RU	RU	RU	RU	RU	RU	RU				
Reset		0	0	0	0	0	1	0	1	0	0	0	0	0	0	0

Bit(s)	Name	Description
14:11	WRAP_FSM	Current wrapper FSM states 0x0: IDLE

Bit(s)	Name	Description
		0x2: CSL_ADR_START 0x4: ADR 0x6: CSL_ADR_END 0x8: CSH_ADR 0xA: CSL_DATA_START 0xC: DATA 0xE: CSL_DATA_END 0xF: CSH_DATA Others: Reserved
10	AG_WRAP_REQ	Current WRAP request indicator
9	AG_WRAP_W	Current WRAP read/write direction
8	WRAP_CH_REQ	Current SPI request indicator
7	WRAP_CH_W	Current SPI read/write direction 0: Read 1: Write
6:5	WRAP_AG_DLE_RES TCNT	Remaining WRAP request counter for wrapper
4:3	WRAP_CH_ALE_RES TCNT	Remaining SPI request counter for wrapper
2:0	WRAP_CH_DLE_RE STCNT	Remaining SPI read data counter for wrapper

1000D04C HARB_INIT Arbiter Initialization **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																HARB_INIT
Type																RW
Reset																0

Bit(s)	Name	Description
0	HARB_INIT	Clears high-priority arbiter internal registers to initial value. 0: Normal state. 1: Set up arbiter in initialized state.

1000D050 HARB_HPRIO Arbiter Priority Setting **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HARB_HPRIO															
Type	RW															
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	HARB_HPRIO	Sets high priority to the corresponding request. The pre-defined priority is 0 > 1 > 2 ...etc; ie. request from agent 0 has the highest priority. However, by setting up the corresponding bit of HARB_HPRIO[5:0] to 1, the priority can be raised higher. Request whose

Bit(s)	Name	Description
		corresponding HARB_HPRIO bit is 1 has higher priority than other requests whose corresponding HARB_HPRIO is 0. For requests whose HARB_HPRIO bits are set to 1, their priorities still follow the order: 0 > 1 > 2 > ... etc
		[13]: WACSP2P (SCP SW)
		[12]: WACS1 (MD SW1)
		[11]: WACS2 (AP SW)
		[10]: GPSINF
		[9]: STAUPD
		[8]: MD_ADCINF
		[7]: DCXO_NFCINF
		[6]: DCXO_CONNINF
		[5]: WACS3(C2K SW)
		[4]: DVFSINF (SPMINF)
		[3]: WACSo (MD SWo)
		[2]: MD_DVFSINF
		[1]: C2kINF
		[0]: MDINF

1000D054 **HIPRIO_ARB** **Arbiter Source Enables** **00000000**
EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HIPRIO_ARB_EN															
Type	RW															
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	HIPRIO_ARB_EN	[13]: WACSP2P (SCP SW) [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF 0: Disable 1: Enable

1000D058 **HARB_STA0** **High Priority Arbiter Status 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	HARB_WRAP_ADR															
Type	RU															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HARB_WRAP_WDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	HARB_WRAP_REQ	
30:16	HARB_WRAP_ADR	
15:0	HARB_WRAP_WDAT A	

1000D05C HARB_STA1 High Priority Arbiter Status 1 20000005

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		HAR B_W RAP REQo	HAR B_W RAP W	AG_HARB_REQ[13:1]												
Type		RU	RU	RU												
Reset		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AG_ HAR B_RE Q[0:0]	HARB_DLE_RESTCNT				HARB_OWN				HARB_DLE_OWN				HAR B_VLD	HAR B_DL E_FU LL	HAR B_DL E_E MPT Y
Type	RU	RU				RU				RU				RU	RU	RU
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1

Bit(s)	Name	Description
30	HARB_WRAP_REQo	
29	HARB_WRAP_W	0: Read 1: Write
28:15	AG_HARB_REQ	
14:11	HARB_DLE_RESTCNT	
10:7	HARB_OWN	
6:3	HARB_DLE_OWN	
2	HARB_VLD	
1	HARB_DLE_FULL	
0	HARB_DLE_EMPTY	

1000D060 MAN_EN SPI Manual Mode Enable 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																MAN _EN
Type																RW
Reset																0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
0	MAN_EN	Manual mode circuit enabling switch. 0: Disable Mannual mode circuit 1: Enable Mannual mode circuit

1000D064 MAN_CMD Manual Command **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			SPI_W	SPI_OP					SPI_WDATA							
Type			RW	RW					RW							
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	SPI_W	SPI command: Read/write direction 0: Read 1: Write
12:8	SPI_OP	SPI command: Operation code 0x0: OP_CSH 0x1: OP_CSL 0x8: OP_OUTS 0x9: OP_OUTD 0xC: OP_INS 0xD: OP_IND
7:0	SPI_WDATA	SPI command: Write data

1000D068 MAN_RDATA Manual Read Data **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					MAN_REQ	MAN_FSM			MAN_RDATA							
Type					RU	RU			RU							
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11	MAN_REQ	Manual request indicator 0: No MAN request is awaiting grant. 1: One MAN Request is still awaiting grant.
10:8	MAN_FSM	Current MAN FSM states 0x0: IDLE 0x2: REQ. Request in process 0x4: WFDLE. Wait for read data 0x6: WFVLDCLR. Wait for valid flag clearing Others: Reserved
7:0	MAN_RDATA	Received read data in buffer. SW must check if MAN_FSM equals to WFVLDCLR before reads MAN_RDATA.

1000D06C MAN_VLDCLR Manual Valid Clear **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																	MAN_VLD_CLR
Type																	WO
Reset																	0

Bit(s)	Name	Description
0	MAN_VLDCLR	Write 1 to clear valid flag. 0: Disable 1: Enable

1000D070 WACSo_EN Wrapper Access (#0) Enable 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACSo_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	WACSo_EN	Enables wrapper access. Set to disable will reset the FSM. 0: Disable 1: Enable

1000D074 INIT_DONEo Initialization Done 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INIT_DONEo
Type																RW
Reset																0

Bit(s)	Name	Description
0	INIT_DONEo	Indicates initialization is finished During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. 0: Initialization is not yet finished. 1: Initialization is finished.

1000D078 WACSo_CMD Wrapper Access (#0) Command 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WACSo_WRITE	WACSo_ADR														
Type	RW	RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACSo_WDATA															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	WACSo_WRITE	Wrapper access: Read/write direction 0: Read 1: Write
30:16	WACSo_ADR	Wrapper access: Address[15:1]
15:0	WACSo_WDATA	Wrapper access: Write data[15:0]

1000D07C WACSo_RDAT **Wrapper Access (#0) Read Data** **80500000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WACSo_FIFO_FREECNT				WACSo_FIFO_FILLCNT					SYS_IDLE0	INIT_DONE0	SYNC_IDLE0	WACSo_REQ	WACSo_FSM		
Type	RU				RU					RU	RU	RU	RU	RU		
Reset	1	0	0	0	0	0	0	0		1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACSo_RDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	WACSo_FIFO_FREECNT	Records the number of data can be filled into FIFO
27:24	WACSo_FIFO_FILLCNT	Records the number of data filled into FIFO
22	SYS_IDLE0	PMIC_WRAP busy status indicator: 1. WACS 0/1/2 idle 2. no arbitor request 3. no spi_wrap to mux request 4. no waiting read data 5. spi_man is idle 6. spI_sync is idle 0: PMIC_WRAP is busy 1: PMIC_WRAP is IDLE
21	INIT_DONE0	Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. (This is equivalent to INIT_DONE) 0: Initialization is not yet finished 1: Initialization is finished.
20	SYNC_IDLE0	SYNC module busy status. It is used to judge if the request has reached SYNC module. 0: SYNC module is busy 1: SYNC module is IDLE
19	WACSo_REQ	Wrapper access request indicator. 0: No WACS request is awaiting grant. 1: One WACS Request is still awaiting grant.
18:16	WACSo_FSM	Current WACS FSM states. 0x0: IDLE 0x2: REQ. Request in process 0x4: WFDLE. Wait for read data

Bit(s)	Name	Description
15:0	WACSo_RDATA	ox6: WFVLDCLR. Wait for valid flag clearing Others: Reserved Wrapper Access: read data. SW must check if valid flag equals to 1 before using this read data.

1000Do80 WACSo_VLDC_LR **Wrapper Access (#0) Valid Clear** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACSo_VLDC_LR
Type																WO
Reset																0

Bit(s)	Name	Description
0	WACSo_VLDCLR	Write 1 to clear valid flag.

1000Do84 WACS1_EN **Wrapper Access (#1) Enable** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACS1_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	WACS1_EN	Enables wrapper access Set to disable will reset the FSM. 0: Disable 1: Enable

1000Do88 INIT_DONE1 **Initialization Done** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INIT_DONE1
Type																RW
Reset																0

Bit(s)	Name	Description
0	INIT_DONE1	Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. 0: Initialization is not yet finished. 1: Initialization is finished.

1000Do8C WACS1_CMD Wrapper Access (#1) Command 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WACS1_ADR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACS1_WDATA															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	WACS1_WRITE	Wrapper access: Read/write direction 0: Read 1: Write
30:16	WACS1_ADR	Wrapper access: Address[15:1]
15:0	WACS1_WDATA	Wrapper access: Write data[15:0]

1000Do90 WACS1_RDAT Wrapper Access (#1) Read Data 80500000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WACS1_FIFO_FREECNT				WACS1_FIFO_FILLCNT					SYS_IDLE1	INIT_DONE1	SYNC_IDLE1	WACS1_RS1_EQ	WACS1_FSM		
Type	RU				RU					RU	RU	RU	RU	RU		
Reset	1	0	0	0	0	0	0	0		1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACS1_RDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	WACS1_FIFO_FREECNT	Records the number of data can be filled into FIFO
27:24	WACS1_FIFO_FILLCNT	Records the number of data filled into FIFO
22	SYS_IDLE1	PMIC_WRAP busy status indicator: 1. WACS 0/1/2 idle 2. no arbitor request 3, no spi_wrap to mux request 4. no waiting read data 5. spi_man is idle 6. spi_sync is idle 0: PMIC_WRAP is busy 1: PMIC_WRAP is IDLE
21	INIT_DONE1	Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. (This is equivalent to INIT_DONE) 0: Initialization is not yet finished 1: Initialization is finished.
20	SYNC_IDLE1	SYNC module busy status.

Bit(s)	Name	Description
19	WACS1_REQ	It is used to judge if the request has reached SYNC module. 0: SYNC module is busy 1: SYNC module is IDLE Wrapper access request indicator. 0: No WACS request is awaiting grant. 1: One WACS Request is still awaiting grant.
18:16	WACS1_FSM	Current WACS FSM states. 0x0: IDLE 0x2: REQ. Request in process 0x4: WFDLE. Wait for read data 0x6: WFVLDCLR. Wait for valid flag clearing Others: Reserved
15:0	WACS1_RDATA	Wrapper Access: read data. SW must check if valid flag equals to 1 before using this read data.

1000D094 WACS1_VLDC **Wrapper Access (#1) Valid Clear** **00**
LR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACS1_VLDC_LR
Type																WO
Reset																0

Bit(s)	Name	Description
0	WACS1_VLDCLR	Write 1 to clear valid flag.

1000D098 WACS2_EN **Wrapper Access (#2) Enable** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACS2_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	WACS2_EN	Enables wrapper access Set to disable will reset the FSM. 0: Disable 1: Enable

1000D09C INIT_DONE2 **Initialization Done** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INIT_DONE2
Type																RW

Reset																	0
--------------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---

Bit(s)	Name	Description
0	INIT_DONE2	Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. 0: Initialization is not yet finished. 1: Initialization is finished.

1000DoA0 WACS2_CMD Wrapper Access (#2) Command 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WAC S2_W RITE	WACS2_ADR														
Type	RW	RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACS2_WDATA															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	WACS2_WRITE	Wrapper access: Read/write direction 0: Read 1: Write
30:16	WACS2_ADR	Wrapper access: Address[15:1]
15:0	WACS2_WDATA	Wrapper access: Write data[15:0]

1000DoA4 WACS2_RDAT Wrapper Access (#2) Read Data 80500000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WACS2_FIFO_FREECNT				WACS2_FIFO_FILLCNT					SYS_IDLE2	INIT_DON E2	SYNC_IDLE2	WAC S2_R EQ	WACS2_FSM		
Type	RU				RU					RW	RW	RW	RW	RU		
Reset	1	0	0	0	0	0	0	0		1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACS2_RDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	WACS2_FIFO_FREECNT	Records the number of data can be filled into FIFO
27:24	WACS2_FIFO_FILLCNT	Records the number of data filled into FIFO
22	SYS_IDLE2	PMIC_WRAP busy status indicator: 1. WACS 0/1/2 idle 2. no arbitor request 3. no spi_wrap to mux request 4. no waiting read data

Bit(s)	Name	Description
21	INIT_DONE2	<p>5. spi_man is idle 6. spi_sync is idle 0: PMIC_WRAP is busy 1: PMIC_WRAP is IDLE</p> <p>Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. (This is equivalent to INIT_DONE) 0: Initialization is not yet finished 1: Initialization is finished.</p>
20	SYNC_IDLE2	<p>SYNC module busy status. It is used to judge if the request has reached SYNC module. 0: SYNC module is busy 1: SYNC module is IDLE</p>
19	WACS2_REQ	<p>Wrapper access request indicator. 0: No WACS request is awaiting grant. 1: One WACS Request is still awaiting grant.</p>
18:16	WACS2_FSM	<p>Current WACS FSM states. 0x0: IDLE 0x2: REQ. Request in process 0x4: WFDLE. Wait for read data 0x6: WFVLDCLR. Wait for valid flag clearing Others: Reserved</p>
15:0	WACS2_RDATA	<p>Wrapper Access: read data. SW must check if valid flag equals to 1 before using this read data.</p>

1000DoA8 WACS2_VLDC **Wrapper Access (#2) Valid Clear** **00**
LR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACS2_VLDC_LR
Type																WO
Reset																0

Bit(s)	Name	Description
0	WACS2_VLDC_LR	Write 1 to clear valid flag.

1000DoAC WACS3_EN **Wrapper Access (#3) Enable** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACS3_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	WACS3_EN	<p>Enables wrapper access Set to disable will reset the FSM.</p>

Bit(s)	Name	Description
		0: Disable 1: Enable

1000DoB0 INIT_DONE3 Initialization Done **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INIT_DONE3
Type																RW
Reset																0

Bit(s)	Name	Description
0	INIT_DONE3	Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. 0: Initialization is not yet finished. 1: Initialization is finished.

1000DoB4 WACS3_CMD Wrapper Access (#3) Command **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WACS3_WRITE	WACS3_ADR														
Type	RW	RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACS3_WDATA															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	WACS3_WRITE	Wrapper access: Read/write direction 0: Read 1: Write
30:16	WACS3_ADR	Wrapper access: Address[15:1]
15:0	WACS3_WDATA	Wrapper access: Write data[15:0]

1000DoB8 WACS3_RDAT_A Wrapper Access (#3) Read Data **80500000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WACS3_FIFO_FREECNT				WACS3_FIFO_FILLCNT					SYS_IDLE3	INIT_DONE3	SYNC_IDLE3	WACS3_REQ	WACS3_FSM		
Type	RU				RU					RU	RU	RU	RU	RU		
Reset	1	0	0	0	0	0	0	0		1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACS3_RDAT _A															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	WACS3_FIFO_FREE CNT	Records the number of data can be filled into FIFO
27:24	WACS3_FIFO_FILLCNT	Records the number of data filled into FIFO
22	SYS_IDLE3	PMIC_WRAP busy status indicator: 1. WACS o/1/2 idle 2. no arbitor request 3, no spi_wrap to mux request 4. no waiting read data 5. spi_man is idle 6. spI_sync is idle 0: PMIC_WRAP is busy 1: PMIC_WRAP is IDLE
21	INIT_DONE3	Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. (This is equivalent to INIT_DONE) 0: Initialization is not yet finished 1: Initialization is finished.
20	SYNC_IDLE3	SYNC module busy status. It is used to judge if the request has reached SYNC module. 0: SYNC module is busy 1: SYNC module is IDLE
19	WACS3_REQ	Wrapper access request indicator. 0: No WACS request is awaiting grant. 1: One WACS Request is still awaiting grant.
18:16	WACS3_FSM	Current WACS FSM states. 0x0: IDLE 0x2: REQ. Request in process 0x4: WFDLE. Wait for read data 0x6: WFVLDCLR. Wait for valid flag clearing Others: Reserved
15:0	WACS3_RDATA	Wrapper Access: read data. SW must check if valid flag equals to 1 before using this read data.

1000DoBC WACS3_VLDC **Wrapper Access (#3) Valid Clear** **00**
LR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACS3_VLDCLR
Type																WO
Reset																0

Bit(s)	Name	Description
0	WACS3_VLDCLR	Write 1 to clear valid flag.

1000DoCo INTo_EN **Interrupt Enable** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INTO_EN[31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INTO_EN[15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INTO_EN	<p>Interrupt enable for each source.</p> <p>[31]: Reserved [30]: INIT_FLOW_REQ_ERR: LTE CO_CLOCK initial flow request error [29]: WACS3_CMD_MISS: A WACS3 CMD is written while WACS3 is disabled [28]: WACS3_UNEXP_DLE: WACS3 unexpected DLE [27]: WACS3_UNEXP_VLDCLR: WACS3 unexpected VLDCLR [26]: C2K_REQ_ERR: C2K request errors occurs [25]: MD_ADC_DLE_CNT_OVF: MD_ADC DLE counter is overflowd [24]: MD_ADC_ALE_CNT_OVF: MD_ADC ALE counter is overflowd [23]: STAUPD_DLE_CNT_OVF: STAUPD DLE counter is overflowed. [22]: STAUPD_ALE_CNT_OVF: STAUPD ALE counter is overflowed. [21]: MDINF_REQ_ERR: Modem request error occurs [20]: WACS2_CMD_MISS: A WACS2 CMD is written while WACS2 is disabled. [19]: WACS2_UNEXP_DLE: WACS2 unexpected DLE [18]: WACS2_UNEXP_VLDCLR: WACS2 unexpected VLDCLR [17]: WACS1_CMD_MISS: A WACS1 CMD is written while WACS1 is disabled. [16]: WACS1_UNEXP_DLE: WACS1 unexpected DLE [15]: WACS1_UNEXP_VLDCLR: WACS1 unexpected VLDCLR [14]: WACSo_CMD_MISS: A WACSo CMD is written while WACSo is disabled. [13]: WACSo_UNEXP_DLE: WACSo unexpected DLE [12]: WACSo_UNEXP_VLDCLR: WACSo unexpected VLDCLR [11]: HARB_DLE_OVF: High priority aribiter DLE is overflowed. [10]: HARB_DLE_UNF: High priority aribiter DLE is underflowed. [9]: WRAP_AGDLE_OVF: WRAP agent DLE counter is overflowed. [8]: WRAP_AGDLE_UNF: WRAP agent DLE counter is underflowed. [7]: WRAP_CHDLE_OVF: WRAP channel DLE counter is overflowed. [6]: WRAP_CHDLE_UNF: WRAP channel DLE counter is underflowed. [5]: MAN_CMD_MISS: A MAN CMD is written while MAN is disabled. [4]: MAN_UNEXP_DLE: MAN unexpected DLE [3]: MAN_UNEXP_VLDCLR: MAN unexpected VLDCLR [2]: SIG_ERR1: Signature 1 Checking failed. [1]: SIG_ERR: Signature Checking failed. [0]: WDT_INT: WatchDog Timeout</p>

1000DoC4 INTO_FLG_RAW Interrupt Flags - Raw 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INTO_FLG_RAW[31:16]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INTO_FLG_RAW[15:0]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INTo_FLG_RAW	Interrupt flags (not gated with INT_EN)

1000DoC8 INTTo_FLG Interrupt Flags 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INTo_FLG[31:16]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INTo_FLG[15:0]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INTo_FLG	[31]: Reserved [30]: INIT_FLOW_REQ_ERR: LTE CO_CLOCK initial flow request error [29]: WACS3_CMD_MISS: A WACS3 CMD is written while WACS3 is disabled [28]: WACS3_UNEXP_DLE: WACS3 unexpected DLE [27]: WACS3_UNEXP_VLDCLR: WACS3 unexpected VLDCLR [26]: C2K_REQ_ERR: C2K request errors occurs [25]: MD_ADC_DLE_CNT_OVF: MD_ADC DLE counter is overflowd [24]: MD_ADC_ALE_CNT_OVF: MD_ADC ALE counter is overflowd [23]: STAUPD_DLE_CNT_OVF: STAUPD DLE counter is overflowed. [22]: STAUPD_ALE_CNT_OVF: STAUPD ALE counter is overflowed. [21]: MDINF_REQ_ERR: Modem request error occurs [20]: WACS2_CMD_MISS: A WACS2 CMD is written while WACS2 is disabled. [19]: WACS2_UNEXP_DLE: WACS2 unexpected DLE [18]: WACS2_UNEXP_VLDCLR: WACS2 unexpected VLDCLR [17]: WACS1_CMD_MISS: A WACS1 CMD is written while WACS1 is disabled. [16]: WACS1_UNEXP_DLE: WACS1 unexpected DLE [15]: WACS1_UNEXP_VLDCLR: WACS1 unexpected VLDCLR [14]: WACSo_CMD_MISS: A WACSo CMD is written while WACSo is disabled. [13]: WACSo_UNEXP_DLE: WACSo unexpected DLE [12]: WACSo_UNEXP_VLDCLR: WACSo unexpected VLDCLR [11]: HARB_DLE_OVF: High priority aribiter DLE is overflowed. [10]: HARB_DLE_UNF: High priority aribiter DLE is underflowed. [9]: WRAP_AGDLE_OVF: WRAP agent DLE counter is overflowed. [8]: WRAP_AGDLE_UNF: WRAP agent DLE counter is underflowed. [7]: WRAP_CHDLE_OVF: WRAP channel DLE counter is overflowed. [6]: WRAP_CHDLE_UNF: WRAP channel DLE counter is underflowed. [5]: MAN_CMD_MISS: A MAN CMD is written while MAN is disabled. [4]: MAN_UNEXP_DLE: MAN unexpected DLE [3]: MAN_UNEXP_VLDCLR: MAN unexpected VLDCLR [2]: SIG_ERR1: Signature 1 Checking failed. [1]: SIG_ERR: Signature Checking failed. [0]: WDT_INT: WatchDog Timeout

1000DoCC INTTo_CLR Interrupt Clear 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INTTo_CLR[31:16]															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INTO_CLR[15:0]															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INTO_CLR	Clear interrupt flags by writing 1 to the corresponding bit.

1000DoDo INT1_EN Interrupt Enable 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INT1_EN[31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT1_EN[15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INT1_EN	<p>Interrupt enable for each source</p> <p>[31: 17]: RESERVED</p> <p>[16]: prioty_13 reach the starvation threshold</p> <p>[15]: prioty_12 reach the starvation threshold</p> <p>[14]: prioty_11 reach the starvation threshold</p> <p>[13]: prioty_10 reach the starvation threshold</p> <p>[12]: prioty_9 reach the starvation threshold</p> <p>[11]: prioty_8 reach the starvation threshold</p> <p>[10]: prioty_7 reach the starvation threshold</p> <p>[9]: prioty_6 reach the starvation threshold</p> <p>[8]: prioty_5 reach the starvation threshold</p> <p>[7]: prioty_4 reach the starvation threshold</p> <p>[6]: prioty_3 reach the starvation threshold</p> <p>[5]: prioty_2 reach the starvation threshold</p> <p>[4]: prioty_1 reach the starvation threshold</p> <p>[3]: prioty_0 reach the starvation threshold</p> <p>[2]: WACS_P2P_CMD_MISS: A WACS2 CMD is written while WACS2 is disabled.</p> <p>[1]: WACS_P2P_UNEXP_DLE: WACS2 unexpected DLE</p> <p>[0]: WACS_P2P_UNEXP_VLDCLR: WACS2 unexpected VLDCLR</p>

1000DoD4 INT1_FLG_RA Interrupt Flags - Raw 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INT1_FLG_RAW[31:16]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT1_FLG_RAW[15:0]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INT1_FLG_RAW	Interrupt flags (not gated with INT_EN)

1000DoD8 INT1_FLG Interrupt Flags 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INT1_FLG[31:16]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT1_FLG[15:0]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INT1_FLG	[31]: DEBUG_INT: Selected DEBUG source is asserted. [30:24]: RESERVED [23]: STAUPD_DLE_CNT_OVF: STAUPD DLE counter is overflowed. [22]: STAUPD_ALE_CNT_OVF: STAUPD ALE counter is overflowed. [21]: Modem request error occurs [20]: WACS2_CMD_MISS: A WACS2 CMD is written while WACS2 is disabled. [19]: WACS2_UNEXP_DLE: WACS2 unexpected DLE [18]: WACS2_UNEXP_VLDCLR: WACS2 unexpected VLDCLR [17]: WACS1_CMD_MISS: A WACS1 CMD is written while WACS1 is disabled. [16]: WACS1_UNEXP_DLE: WACS1 unexpected DLE [15]: WACS1_UNEXP_VLDCLR: WACS1 unexpected VLDCLR [14]: WACSo_CMD_MISS: A WACSo CMD is written while WACSo is disabled. [13]: WACSo_UNEXP_DLE: WACSo unexpected DLE [12]: WACSo_UNEXP_VLDCLR: WACSo unexpected VLDCLR [11]: HARB_DLE_OVF: High priority aribiter DLE is overflowed. [10]: HARB_DLE_UNF: High priority aribiter DLE is underflowed. [9]: WRAP_AGDLE_OVF: WRAP agent DLE counter is overflowed. [8]: WRAP_AGDLE_UNF: WRAP agent DLE counter is underflowed. [7]: WRAP_CHDLE_OVF: WRAP channel DLE counter is overflowed. [6]: WRAP_CHDLE_UNF: WRAP channel DLE counter is underflowed. [5]: MAN_CMD_MISS: A MAN CMD is written while MAN is disabled. [4]: MAN_UNEXP_DLE: MAN unexpected DLE [3]: MAN_UNEXP_VLDCLR: MAN unexpected VLDCLR [2]: SIG_ERR1: Signature 1 Checking failed. [1]: SIG_ERR: Signature Checking failed. [0]: WDT_INT: WatchDog Timeout

1000DoDC INT1_CLR Interrupt Clear 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INT1_CLR[31:16]															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INT1_CLR[15:0]															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	INT1_CLR	Clear interrupt flags by writing 1 to the corresponding bit.

1000DoE0 SIG_ADR Signature Address in MT63xx 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SIG_ADR1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIG_ADR0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	SIG_ADR1	The signature address @PMIC side to be automatically checked. STAUPD circuit will fetch from address every STAUPD_PRD time.
15:0	SIG_ADR0	The signature address @PMIC side to be automatically checked. STAUPD circuit will fetch from address every STAUPD_PRD time.

1000DoE4 SIG_MODE Signature Checking Mode in MT63xx 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															SIG_MOD E1	SIG_MOD E0
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	SIG_MODE1	Signature checking mode selection 0: Check CRC value 1: Check SIG_VALUE
0	SIG_MODE0	Signature checking mode selection 0: Check CRC value 1: Check SIG_VALUE

1000DoE8 SIG_VALUE Signature Value in MT63xx 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SIG_VALUE1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIG_VALUE0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	SIG_VALUE1	The signature value @PMIC side to be automatically checked. If fetched data by STAUPD circuit does not match SIG_VALUE, an error interrupt (SIG_ERR) will be assert.
15:0	SIG_VALUE0	The signature value @PMIC side to be automatically checked. If fetched data by STAUPD circuit does not match SIG_VALUE, an error interrupt (SIG_ERR) will be assert.

1000DoEC SIG_ERRVAL Error Signature Value in MT63xx 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SIG_ERRVAL ₁															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIG_ERRVAL ₀															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	SIG_ERRVAL ₁	When SIG_ERR occurs, the erroneous signature will be latched and can be read out from this.
15:0	SIG_ERRVAL ₀	When SIG_ERR occurs, the erroneous signature will be latched and can be read out from this.

1000DoFo CRC_EN CRC enable 00

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CRC_EN															
Type	RW															
Reset	0															

Bit(s)	Name	Description
0	CRC_EN	Set 1 to enable CRC calculation of ADR[15:0], RDATA[15:0] and WDATA[15:0] 0: Disable 1: Enable

1000DoF4 TIMER_EN Timer Enable 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TIMER_EN															
Type	RW															
Reset	0															

Bit(s)	Name	Description
0	TIMER_EN	Timer clock enable. Disable timer clock before modifying timer-related setting to avoid asynchronous issues. 0: Disable 1: Enable

1000DoF8 TIMER_STA Timer Status 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	STAUPD_TIMER															

Type				RU												
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WDT_TIMER															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28:16	STAUPD_TIMER	STAUPD timer status Unit: 38ns
15:0	WDT_TIMER	Watch Dog timer status Unit: 38ns

1000DoFC WDT_UNIT **Watch Dog Timer Unit** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														WDT_UNIT			
Type														RW			
Reset														0	0	0	0

Bit(s)	Name	Description
3:0	WDT_UNIT	Watch Dog timer unit selection Watch Dog time-out will occur in 2~3 units. Unit is selected as WDT_TIMER[WDT_UNIT] which is a counter by 26MHz. Ex. if WDT_UNIT = 0x8, then watch dog time-out will occur in (2~3)*(2^9)*38ns = 38.9us ~ 58.4us 0: Disable 8: 38.9us ~ 58.4us 15: 5ms ~ 7.5ms

1000D100 WDT_SRC_EN **Watch Dog Timer Source Enable** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WDT_SRC_EN[31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WDT_SRC_EN[15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WDT_SRC_EN	Watch dog timer source enable [31]: RESERVED [30]: RESERVED [29]: RESERVED [28]: RESERVED [27]: HARB_WACS3_DLE: HARB to WACS3 DLE timeout monitor [26]: PREADY: APB PREADY timeout monitor [25]: STAUPD_TRIG: STAUPD trigger signal timeout monitor [24]: MSTCTL_SYNC_DLE: MSTCTL to SYNC DLE timeout monitor [23]: MUX_MAN_DLE: MUX to MAN DLE timeout monitor [22]: MUX_WRAP_DLE: MUX to WRAP DLE timeout monitor [21]: HARB_WACSP2P_DLE: HARB to WACSP2P DLE timeout monitor

Bit(s)	Name	Description
[20]:	HARB_STAUPD_DLE:	HARB to STAUPD DLE timeout monitor
[19]:	HARB_SPMINF_DLE:	HARB to SPMINF DLE timeout monitor
[18]:	HARB_WACS2_DLE:	HARB to WACS2 DLE timeout monitor
[17]:	HARB_WACS1_DLE:	HARB to WACS1 DLE timeout monitor
[16]:	HARB_WACSo_DLE:	HARB to WACSo DLE timeout monitor
[15]:	SYNC_MUX_ALE:	SYNC to MUX ALE timeout monitor
[14]:	MUX_MAN_ALE:	MUX to MAN ALE timeout monitor
[13]:	MUX_WRAP_ALE:	MUX to WRAP ALE timeout monitor
[12]:	WRAP_HARB_ALE:	WRAP to HARB ALE timeout monitor
[11]:	HARB_WACSP2P_ALE:	HARB to WACSP2P ALE timeout monitor
[10]:	HARB_MA_ADC_DLE:	HARB to MD_ADC DLE timeout monitor
[9]:	HARB_WACS3_ALE:	HARB to WACS3 ALE timeout monitor
[8]:	HARB_STAUPD_ALE:	HARB to STAUPD ALE timeour monitor
[7]:	HARB_GPSINF_ALE:	HARB to GPSINF ALE timeour monitor
[6]:	HARB_WACS1_ALE:	HARB to WACS1 ALE timeout monitor
[5]:	HARB_MD_ADC_ALE:	HARB to MD_ADC ALE timeour monitor
[4]:	HARB_WACS2_ALE:	HARB to WACS2 ALE timeout monitor
[3]:	HARB_SPMINF_ALE:	HARB to SPMINF ALE timeour monitor
[2]:	HARB_WACSo_ALE:	HARB to WACSo ALE timeout monitor
[1]:	HARB_C2KINF_ALE:	HARB to C2KINF ALE timeour monitor
[0]:	HARB_MDINF_ALE:	HARB to MDINF ALE timeout monitor

1000D104 **WDT_FLG** Watch Dog Flag 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WDT_FLG[31:16]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WDT_FLG[15:0]															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	WDT_FLG	[31]: RESERVED [30]: RESERVED [29]: RESERVED [28]: RESERVED [27]: HARB_WACS3_DLE: HARB to WACS3 DLE timeout monitor [26]: PREADY: APB PREADY timeout monitor [25]: STAUPD_TRIG: STAUPD trigger signal timeout monitor [24]: MSTCTL_SYNC_DLE: MSTCTL to SYNC DLE timeout monitor [23]: MUX_MAN_DLE: MUX to MAN DLE timeout monitor [22]: MUX_WRAP_DLE: MUX to WRAP DLE timeout monitor [21]: HARB_WACSP2P_DLE: HARB to WACSP2P DLE timeout monitor [20]: HARB_STAUPD_DLE: HARB to STAUPD DLE timeout monitor [19]: HARB_SPMINF_DLE: HARB to SPMINF DLE timeout monitor [18]: HARB_WACS2_DLE: HARB to WACS2 DLE timeout monitor [17]: HARB_WACS1_DLE: HARB to WACS1 DLE timeout monitor [16]: HARB_WACSo_DLE: HARB to WACSo DLE timeout monitor [15]: SYNC_MUX_ALE: SYNC to MUX ALE timeout monitor [14]: MUX_MAN_ALE: MUX to MAN ALE timeout monitor [13]: MUX_WRAP_ALE: MUX to WRAP ALE timeout monitor [12]: WRAP_HARB_ALE: WRAP to HARB ALE timeout monitor [11]: HARB_WACSP2P_ALE: HARB to WACSP2P ALE timeout monitor [10]: HARB_MA_ADC_DLE: HARB to MD_ADC DLE timeout monitor [9]: HARB_WACS3_ALE: HARB to WACS3 ALE timeout monitor [8]: HARB_STAUPD_ALE: HARB to STAUPD ALE timeour monitor [7]: HARB_GPSINF_ALE: HARB to GPSINF ALE timeour monitor

Bit(s)	Name	Description
[6]:	HARB_WACS1_ALE	HARB to WACS1 ALE timeout monitor
[5]:	HARB_MD_ADC_ALE	HARB to MD_ADC ALE timeour monitor
[4]:	HARB_WACS2_ALE	HARB to WACS2 ALE timeout monitor
[3]:	HARB_SPMINF_ALE	HARB to SPMINF ALE timeour monitor
[2]:	HARB_WACSo_ALE	HARB to WACSo ALE timeout monitor
[1]:	HARB_C2KINF_ALE	HARB to C2KINF ALE timeour monitor
[0]:	HARB_MDINF_ALE	HARB to MDINF ALE timeout monitor

1000D108 DEBUG_INT_SEL **Debug Interrupt Selection** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEBUG_INT_SEL															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
2:0	DEBUG_INT_SEL	Debug flag as interrupt source selection Select which bit of debug_out3[7:0] is used as interrupt source.

1000D10C DVFS_ADR0 **DVFS Command #0 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR0	DVFS Command #0 - Address

1000D110 DVFS_WDATA0 **DVFS Command #0 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA0	DVFS Command #0 - Write Data

1000D114 DVFS_ADR1 **DVFS Command #1 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR1	DVFS Command #1 - Address

1000D118 DVFS_WDATA1 DVFS Command #1 - Write Data **0000**
1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA1	DVFS Command #1 - Write Data

1000D11C DVFS_ADR2 DVFS Command #2 - Address **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR2	DVFS Command #2 - Address

1000D120 DVFS_WDATA2 DVFS Command #2 - Write Data **0000**
2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA2	DVFS Command #2 - Write Data

1000D124 DVFS_ADR3 DVFS Command #3 - Address **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR3	DVFS Command #3 - Address

1000D128 DVFS_WDATA₃ **DVFS Command #3 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA3	DVFS Command #3 - Write Data

1000D12C DVFS_ADR₄ **DVFS Command #4 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR4	DVFS Command #4 - Address

1000D130 DVFS_WDATA₄ **DVFS Command #4 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA4	DVFS Command #4 - Write Data

1000D134 DVFS_ADR₅ **DVFS Command #5 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR5	DVFS Command #5 - Address

1000D138 DVFS_WDATA₅ **DVFS Command #5 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA5															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
15:0	DVFS_WDATA5	DVFS Command #5 - Write Data

1000D13C DVFS_ADR6 DVFS Command #6 - Address 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR6	DVFS Command #6 - Address

1000D140 DVFS_WDATA6 DVFS Command #6 - Write Data 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA6	DVFS Command #6 - Write Data

1000D144 DVFS_ADR7 DVFS Command #7 - Address 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR7	DVFS Command #7 - Address

1000D148 DVFS_WDATA7 DVFS Command #7 - Write Data 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA7	DVFS Command #7 - Write Data

1000D14C DVFS_ADR8 DVFS Command #8 - Address 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR8															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR8	DVFS Command #8 - Address

1000D150 DVFS_WDATA8 DVFS Command #8 - Write Data 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA8															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA8	DVFS Command #8 - Write Data

1000D154 DVFS_ADR9 DVFS Command #9 - Address 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR9															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR9	DVFS Command #9 - Address

1000D158 DVFS_WDATA9 DVFS Command #9 - Write Data 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA9															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA9	DVFS Command #9 - Write Data

1000D15C DVFS_ADR10 DVFS Command #10 - Address 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR10															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
15:0	DVFS_ADR10	DVFS Command #10 - Address

1000D160 DVFS_WDATA₁₀ **DVFS Command #10 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA10															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA10	DVFS Command #10 - Write Data

1000D164 DVFS_ADR₁₁ **DVFS Command #11 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR11															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR11	DVFS Command #11 - Address

1000D168 DVFS_WDATA₁₁ **DVFS Command #11 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA11															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA11	DVFS Command #11 - Write Data

1000D16C DVFS_ADR₁₂ **DVFS Command #12 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR12															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR12	DVFS Command #12 - Address

1000D170 DVFS_WDATA₁₂ **DVFS Command #12 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA12															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA12	DVFS Command #12 - Write Data

1000D174 DVFS_ADR13 **DVFS Command #13 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR13															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR13	DVFS Command #13 - Address

1000D178 DVFS_WDATA₁₃ **DVFS Command #13 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA13															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA13	DVFS Command #13 - Write Data

1000D17C DVFS_ADR14 **DVFS Command #14 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR14															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR14	DVFS Command #14 - Address

1000D180 DVFS_WDATA₁₄ **DVFS Command #14 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA14															

Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA14	DVFS Command #14 - Write Data

1000D184 DVFS_ADR15 DVFS Command #15 - Address **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_ADR15															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_ADR15	DVFS Command #15 - Address

1000D188 DVFS_WDATA15 DVFS Command #15 - Write Data **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DVFS_WDATA15															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DVFS_WDATA15	DVFS Command #15 - Write Data

1000D18C DCXO_ENABLE DCXO_ENABLE **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DCXO_CONN_ENABLE	DCXO_NFC_ENABLE
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	DCXO_CONN_ENABLE	DCXO conn interfce enable 0: Disable 1: Enable
0	DCXO_NFC_ENABLE	DCXO nfc interfce enable 0: Disable 1: Enable

1000D190 DCXO_CONN DCXO_CONN Command #0 - Address **0000**

ADRo

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DCXO_CONN_ADRo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DCXO_CONN_ADRo	DCXO_CONN Command #0 - Address

1000D194 DCXO_CONN_WDATAo DCXO_CONN Command #0 - Write Data **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DCXO_CONN_WDATAo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DCXO_CONN_WDATAo	DCXO_CONN Command #0 - Write Data

1000D198 DCXO_CONN_ADR1 DCXO_CONN Command #1 - Address **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DCXO_CONN_ADR1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DCXO_CONN_ADR1	DCXO_CONN Command #1 - Address

1000D19C DCXO_CONN_WDATA1 DCXO_CONN Command #1- Write Data **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DCXO_CONN_WDATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DCXO_CONN_WDATA1	DCXO_CONN Command #1- Write Data

1000D1A0 DCXO_NFC_ADRo DCXO_NFC Command #0 - Address **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Name	DCXO_NFC_ADR0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DCXO_NFC_ADR0	DCXO_NFC Command #0 - Address

1000D1A4 DCXO_NFC_WDATA0 **DCXO_NFC Command #0 - Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DCXO_NFC_WDATA0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DCXO_NFC_WDATA0	DCXO_NFC Command #0 - Write Data

1000D1A8 DCXO_NFC_ADR1 **DCXO_NFC Command #1 - Address** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DCXO_NFC_ADR1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DCXO_NFC_ADR1	DCXO_NFC Command #1 - Address

1000D1AC DCXO_NFC_WDATA1 **DCXO_NFC Command #1- Write Data** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DCXO_NFC_WDATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	DCXO_NFC_WDATA1	DCXO_NFC Command #1- Write Data

1000D1B0 SPMINF_STA **SPM interface status register** **003C**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPMINF_STA															
Type	RU															
Reset					0	0	0	0	0	0	1	1	1	1	0	0

Bit(s)	Name	Description
11:0	SPMINF_STA	SPM interface status, involving status of DVFS control, sleep handshake interface and PMIC_IRQ interface [11]: SYS_IDLE [10]: SLEEP_ACK [9]: SLEEP_REQ [8]: PMIC_SCP_IRQ [7]: PMIC_IRQ_ACK [6]: PMIC_IRQ_REQ [5: 2] DVFS_CTRL [1]: DVFS_CTRL_ACK [0]: DVFS_CTRL_RDY

1000D1B4 CIPHER_KEY_SEL **CIPHER Key Selection** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CIPHER_KEY_SEL
Type																RW
Reset																0 0

Bit(s)	Name	Description
1:0	CIPHER_KEY_SEL	CIPHER key selection All keys are hard-wired.

1000D1B8 CIPHER_IV_SEL **CIPHER Initial Vector Selection** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CIPHER_IV_SEL
Type																RW
Reset																0 0

Bit(s)	Name	Description
1:0	CIPHER_IV_SEL	CIPHER initial vector selection Set 0 to choose manual initial vector, otherwise, choose other Hard-wired initial vectors.

1000D1BC CIPHER_EN **CIPHER Engine Enable** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CIPHER_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	CIPHER_EN	CIPHER engine start

1000D1C0 CIPHER_RDY **CIPHER Data Ready** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CIPHER_RDY
Type																RU
Reset																0 0

Bit(s)	Name	Description
1:0	CIPHER_RDY	CIPHER data ready Bit 0 is for cipher 0, Bit 1 is for cipher 1 Data should be ready before enable CIPHER_MODE 0: Not ready 1: Ready

1000D1C4 CIPHER_MODE **CIPHER Mode Enable** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CIPHER_MODE
Type																RW
Reset																0

Bit(s)	Name	Description
0	CIPHER_MODE	CIPHER mode enable 0: Disable 1: Enable

1000D1C8 CIPHER_SWRST **CIPHER Soft Reset** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CIPHER_SWRST
Type																RW
Reset																0

Bit(s)	Name	Description
0	CIPHER_SWRST	CIPHER soft reset

1000D1CC DCM_EN **Internal DCM Enable** **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						DCM_SPI	DCXO_CK	MD_DVFS	STAU_PD_CK	GPS_CK_S	CO_CK_SE	SPM_CK_S	C2K_CK_S	MD_CK_S	CRC_CK_S	DCM_EN

						_EN	SEL	_CK SEL	K_SE L	EL	L	EL	EL	EL	EL	
Type						RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	DCM_SPI_EN	Enable internal SPI_CK DCM 0: Disable internal SPI_CK DCM 1: Enable internal SPI_CK DCM. When PMIC_WRAP is in idle state, the clock will be gated.
9	DCXO_CK_SEL	DCXO HW clock selection 0: choose non-DCM clock 1: choose DCM clock
8	MD_DVFS_CK_SEL	MD_DVFS HW clock selection 0: choose non-DCM clock 1: choose DCM clock
7	STAUPD_CK_SEL	STAUPD HW clock selection 0: choose non-DCM clock 1: choose DCM clock
6	GPS_CK_SEL	GPS HW clock selection 0: choose non-DCM clock 1: choose DCM clock
5	CO_CK_SEL	Co-clock HW clock selection 0: choose non-DCM clock 1: choose DCM clock
4	SPM_CK_SEL	SPM HW clock selection 0: choose non-DCM clock 1: choose DCM clock
3	C2K_CK_SEL	C2K HW clock selection 0: choose non-DCM clock 1: choose DCM clock
2	MD_CK_SEL	MD HW clock selection 0: choose non-DCM clock 1: choose DCM clock
1	CRC_CK_SEL	CRC clock selection 0: choose non-DCM clock 1: choose DCM clock
0	DCM_EN	Enable internal SYS_CK DCM 0: Disable internal SYS_CK DCM 1: Enable internal SYS_CK DCM. When PMIC_WRAP is in idle state, the clock will be gated.

1000D1D0 DCM_SPI_DB **Debounce Period at Entering DCM Mode for** 00
C_PRD SPI_CK

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	DCM_SPI_DBC_PRD	Debounce period before entering DCM mode for SPI_CK 0: Disable debounce.

1000D1D4 DCM_DBC_PRD Debounce Period at Entering DCM Mode for **00**
D **SYS_CK**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DCM_DBC_PRD															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	DCM_DBC_PRD	Debounce period before entering DCM mode for SYS_CK 0: Disable debounce.

1000D1D8 EXT_CK Extra Clock number **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																EXT_CK
Type	RW															
Reset																0

Bit(s)	Name	Description
0	EXT_CK	Extra Clock number = (1 + EXT_CK)

1000D1DC ADC_CMD_A AuxADC command register address **0000**
DDR

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ADC_CMD_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	ADC_CMD_ADDR	AuxADC command register address

1000D1E0 PWRAP_ADC Command to AuxADC **0000**
CMD

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PWRAP_ADC_CMD															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	PWRAP_ADC_CMD	Command to AuxADC

1000D1E4 ADC_RDATA_ADDR **Address of thermal data [15:0] register in AuxADC** **0004**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	ADC_RDATA_ADDR																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Bit(s)	Name	Description
15:0	ADC_RDATA_ADDR	Address of thermal data [15:0] register in AuxADC

1000D1E8 GPS_STA **GPS Interface Status (Debug)** **00000100**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PWRAP_GPS_WDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						GPS_INF_FSM			GPSINF_ALE_CNT		GPSINF_DLE_CNT				GPS_PWRAP_REQ	PWRAP_GPS_ACK
Type						RU			RU		RU				RU	RU
Reset						0	0	1	0	0	0	0			0	0

Bit(s)	Name	Description
31:17	PWRAP_GPS_WDATA	AUXADC thermal data for GPS
10:8	GPS_INF_FSM	Current GPSINF FSM State 1: IDLE 2: REQ 4: WFRDY
7:6	GPSINF_ALE_CNT	GPS interface ale count
5:4	GPSINF_DLE_CNT	GPS interface dle count
1	GPS_PWRAP_REQ	GPS request
0	PWRAP_GPS_ACK	AUXADC data ready bit for GPS

1000D1EC SWRST **Software reset** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SWRST
Type																RW
Reset																0

Bit(s)	Name	Description
0	SWRST	0: Idle 1: Reset

1000D1F0 HARB_SLEEP **Enable the sleep gated harb function** **00**

GATED_CTR

L

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																HARB_SLEEP_GATE_D_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	HARB_SLEEP_GATE_D_EN	0: Disable 1: Enable

1000D1F4 **MD_ADC_RD** **Address of the latest thermal data [15:0]** **0008**
ATA_ADDR_L **register in AuxADC**
ATEST

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MD_ADC_RDATA_ADDR_LATEST															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A_DDR_LATEST	Address of the latest thermal data [15:0] register in AuxADC

1000D1F8 **MD_ADC_RD** **Address of the latest bufter thermal data** **000A**
ATA_ADDR_ **pointer**
WP

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MD_ADC_RDATA_ADDR_WP															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A_DDR_WP	Address of the latest bufter thermal data pointer

1000D1FC **MD_ADC_RD** **Address of the buffer thermal datao** **000A**
ATA_ADDRo

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MD_ADC_RDATA_ADDRo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR0	Address of the buffer thermal data0

1000D200 MD_ADC_RD **Address of the buffer thermal data1** **000A**
ATA_ADDR1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR1																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR1	Address of the buffer thermal data1

1000D204 MD_ADC_RD **Address of the buffer thermal data2** **000A**
ATA_ADDR2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR2																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR2	Address of the buffer thermal data2

1000D208 MD_ADC_RD **Address of the buffer thermal data3** **000A**
ATA_ADDR3

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR3																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR3	Address of the buffer thermal data3

1000D20C MD_ADC_RD **Address of the buffer thermal data4** **000A**
ATA_ADDR4

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR4																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR4	Address of the buffer thermal data4

1000D210 MD_ADC_RD **Address of the buffer thermal data5** **000A**
ATA_ADDR5

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR5																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR5	Address of the buffer thermal data5

1000D214 MD_ADC_RD **Address of the buffer thermal data6** **000A**
ATA_ADDR6

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR6																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR6	Address of the buffer thermal data6

1000D218 MD_ADC_RD **Address of the buffer thermal data7** **000A**
ATA_ADDR7

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR7																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR7	Address of the buffer thermal data7

1000D21C MD_ADC_RD **Address of the buffer thermal data8** **000A**
ATA_ADDR8

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR8																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR8	Address of the buffer thermal data8

1000D220 MD_ADC_RD **Address of the buffer thermal data9** **000A**
ATA_ADDR9

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR9																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR9	Address of the buffer thermal data9

1000D224 MD_ADC_RD **Address of the buffer thermal data10** **000A**
ATA_ADDR10

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR10																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR10	Address of the buffer thermal data10

1000D228 MD_ADC_RD **Address of the buffer thermal data11** **000A**
ATA_ADDR11

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR11																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR11	Address of the buffer thermal data11

1000D22C MD_ADC_RD **Address of the buffer thermal data12** **000A**
ATA_ADDR12

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR12																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR12	Address of the buffer thermal data12

1000D230 MD_ADC_RD **Address of the buffer thermal data13** **000A**
ATA_ADDR13

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR13																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR13	Address of the buffer thermal data13

1000D234 MD_ADC_RD **Address of the buffer thermal data14** **000A**
ATA_ADDR14

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR14																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR14	Address of the buffer thermal data14

1000D238 MD_ADC_RD **Address of the buffer thermal data15** **000A**
ATA_ADDR15

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR15																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR15	Address of the buffer thermal data15

1000D23C MD_ADC_RD **Address of the buffer thermal data16** **000A**
ATA_ADDR16

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR16																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR16	Address of the buffer thermal data16

1000D240 MD_ADC_RD **Address of the buffer thermal data17** **000A**
ATA_ADDR17

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR17																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR17	Address of the buffer thermal data17

1000D244 MD_ADC_RD **Address of the buffer thermal data18** **000A**
ATA_ADDR18

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR18																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR18	Address of the buffer thermal data18

1000D248 MD_ADC_RD **Address of the buffer thermal data19** **000A**
ATA_ADDR19

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR19																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR19	Address of the buffer thermal data19

1000D24C MD_ADC_RD **Address of the buffer thermal data20** **000A**
ATA_ADDR20

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR20																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR20	Address of the buffer thermal data20

1000D250 MD_ADC_RD **Address of the buffer thermal data21** **000A**
ATA_ADDR21

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR21																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR21	Address of the buffer thermal data21

1000D254 MD_ADC_RD **Address of the buffer thermal data22** **000A**
ATA_ADDR22

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR22																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR22	Address of the buffer thermal data22

1000D258 MD_ADC_RD **Address of the buffer thermal data23** **000A**
ATA_ADDR23

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR23																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR23	Address of the buffer thermal data23

1000D25C MD_ADC_RD **Address of the buffer thermal data24** **000A**
ATA_ADDR24

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR24																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR24	Address of the buffer thermal data24

1000D260 MD_ADC_RD **Address of the buffer thermal data25** **000A**
ATA_ADDR25

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR25																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR25	Address of the buffer thermal data25

1000D264 MD_ADC_RD **Address of the buffer thermal data26** **000A**
ATA_ADDR26

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR26																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR26	Address of the buffer thermal data26

1000D268 MD_ADC_RD **Address of the buffer thermal data27** **000A**
ATA_ADDR27

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR27																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR27	Address of the buffer thermal data27

1000D26C MD_ADC_RD **Address of the buffer thermal data28** **000A**
ATA_ADDR28

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR28																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR28	Address of the buffer thermal data28

1000D270 MD_ADC_RD **Address of the buffer thermal data29** **000A**
ATA_ADDR29

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR29																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR29	Address of the buffer thermal data29

1000D274 MD_ADC_RD **Address of the buffer thermal data30** **000A**
ATA_ADDR30

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR30																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR30	Address of the buffer thermal data30

1000D278 MD_ADC_RD **Address of the buffer thermal data31** **000A**
ATA_ADDR31

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MD_ADC_RDATA_ADDR31																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0

Bit(s)	Name	Description
15:0	MD_ADC_RDATA_A DDR31	Address of the buffer thermal data31

1000D27C MD_ADC_MO **MD_AUXADC_MODE_LATCH_SEL** **00**
DE_SEL

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																MD_ADC_MODE_LATCH

Type																	SEL
Reset																	RW
																	0

Bit(s)	Name	Description
0	MD_ADC_MODE_LA TCH_SEL	1'b1: Normal mode first 1'b0: Initial mode first

1000D280 MD_ADC_STA MD_AUXADC Interface Status0 (Debug) 00000000
0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PWRAP_MD_ADC_TEMP_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
31:16	PWRAP_MD_ADC_T EMP_DATA	

1000D284 MD_ADC_STA MD_AUXADC Interface Status1 (Debug) 00000000
1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						MD_ADC_DLE_CNT_REAL						MD_ADC_ALE_CNT[5:1]				
Type						RU						RU				
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MD_ADC_ALE_CNT[0:0]															MD_ADC_FSM
Type	RU															RU
Reset	0													0	0	0

Bit(s)	Name	Description
26:21	MD_ADC_DLE_CNT_REAL	
20:15	MD_ADC_ALE_CNT	
2:0	MD_ADC_FSM	

1000D288 PRIORITY_USER_SEL_0 ARBITER_PRIORITY_USER_SEL_0 76543210
0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ARBITER_SEL_CH7				ARBITER_SEL_CH6				ARBITER_SEL_CH5				ARBITER_SEL_CH4			
Type	RW				RW				RW				RW			

Reset	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ARBITER_SEL_CH3				ARBITER_SEL_CH2				ARBITER_SEL_CH1				ARBITER_SEL_CH0			
Type	RW				RW				RW				RW			
Reset	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0

Bit(s)	Name	Description
31:28	ARBITER_SEL_CH7	<p>Selects the user of the priority_7</p> <p>[15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACS0 (MD SW0) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF</p>
27:24	ARBITER_SEL_CH6	<p>Selects the user of the priority_6</p> <p>[15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACS0 (MD SW0) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF</p>
23:20	ARBITER_SEL_CH5	<p>Selects the user of the priority_5</p> <p>[15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACS0 (MD SW0) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF</p>
19:16	ARBITER_SEL_CH4	<p>Selects the user of the priority_4</p> <p>[15]: RESERVE [14]: RESERVE</p>

Bit(s)	Name	Description
		[13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACS0 (MD SW0) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
15:12	ARBITER_SEL_CH3	Selects the user of the priority_3 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACS0 (MD SW0) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
11:8	ARBITER_SEL_CH2	Selects the user of the priority_2 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACS0 (MD SW0) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
7:4	ARBITER_SEL_CH1	Selects the user of the priority_1 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF)

Bit(s)	Name	Description
		[3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
3:0	ARBITER_SEL_CHO	Selects the user of the priority_0 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF

PRIORITY USER SEL 1
1000D28C ER SEL 1 ARBITER_PRIORITY_USER_SEL_1 FEDCBA98

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ARBITER_SEL_CH15				ARBITER_SEL_CH14				ARBITER_SEL_CH13				ARBITER_SEL_CH12			
Type	RW				RW				RW				RW			
Reset	1	1	1	1	1	1	1	0	1	1	0	1	1	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ARBITER_SEL_CH11				ARBITER_SEL_CH10				ARBITER_SEL_CH9				ARBITER_SEL_CH8			
Type	RW				RW				RW				RW			
Reset	1	0	1	1	1	0	1	0	1	0	0	1	1	0	0	0

Bit(s)	Name	Description
31:28	ARBITER_SEL_CH15	Selects the user of the priority_15 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
27:24	ARBITER_SEL_CH14	Selects the user of the priority_14 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW)

Bit(s)	Name	Description
		[10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
23:20	ARBITER_SEL_CH13	Selects the user of the priority_13 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
19:16	ARBITER_SEL_CH12	Selects the user of the priority_12 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
15:12	ARBITER_SEL_CH11	Selects the user of the priority_11 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF

Bit(s)	Name	Description
		[0]: MDINF
11:8	ARBITER_SEL_CH10	Selects the user of the priority_10 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
7:4	ARBITER_SEL_CH9	Selects the user of the priority_9 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF
3:0	ARBITER_SEL_CH8	Selects the user of the priority_8 [15]: RESERVE [14]: RESERVE [13]: WACS_P2P [12]: WACS1 (MD SW1) [11]: WACS2 (AP SW) [10]: GPSINF [9]: STAUPD [8]: MD_ADCINF [7]: DCXO_NFCINF [6]: DCXO_CONNINF [5]: WACS3(C2K SW) [4]: DVFSINF (SPMINF) [3]: WACSo (MD SWo) [2]: MD_DVFSINF [1]: C2kINF [0]: MDINF

1000D290 ARBITER_OUT_SEL_o **76543210**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ARBITER_OUT_DCXO	ARBITER_OUT_DCXO	ARBITER_OUT_WACS3	ARBITER_OUT_SPMIN												

	NFCINF_SEL				CONNINF_SEL				_SEL				F_SEL			
Type	RW				RW				RW				RW			
Reset	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ARBITER_OUT_WACSo				ARBITER_OUT_MD_DV				ARBITER_OUT_C2KINF				ARBITER_OUT_MDINF			
Type	RW				RW				RW				RW			
Reset	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0

Bit(s)	Name	Description
31:28	ARBITER_OUT_DCXO_NFCINF_SEL	Selects which priority output as DCXO_NFCINF rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
27:24	ARBITER_OUT_DCXO_CONNINF_SEL	Selects which priority output as DCXO_CONNINF rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
23:20	ARBITER_OUT_WACS3_SEL	Selects which priority output as WACS3 rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0

Bit(s)	Name	Description
19:16	ARBITER_OUT_SPM_INF_SEL	Selects which priority output as SPMINF rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
15:12	ARBITER_OUT_WACSo_SEL	Selects which priority output as WACSo rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
11:8	ARBITER_OUT_MD_DVFSINF_SEL	Selects which priority output as MD_DVFSINF rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
7:4	ARBITER_OUT_C2KINF_SEL	Selects which priority output as C2KINF rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7

Bit(s)	Name	Description
		[6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
3:0	ARBITER_OUT_MDI NF_SEL	Selects which priority output as MDINF rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0

1000D294 ARBITER OUT SEL 1 ARBITER_OUT_SEL_1 FEDCBA98

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ARBITER_OUT_RESER VE2_SEL				ARBITER_OUT_RESER VE1_SEL				ARBITER_OUT_RESER VE0_SEL				ARBITER_OUT_WACS1 SEL			
Type	RW				RW				RW				RW			
Reset	1	1	1	1	1	1	1	0	1	1	0	1	1	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ARBITER_OUT_WACS2 SEL				ARBITER_OUT_GPSINF SEL				ARBITER_OUT_STAUP D_SEL				ARBITER_OUT_MD_AD CINF_SEL			
Type	RW				RW				RW				RW			
Reset	1	0	1	1	1	0	1	0	1	0	0	1	1	0	0	0

Bit(s)	Name	Description
31:28	ARBITER_OUT_RES ERVE2_SEL	Reserved [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
27:24	ARBITER_OUT_RES	RESERVED

Bit(s)	Name	Description
	ERVE1_SEL	[15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
23:20	ARBITER_OUT_RES ERVEo_SEL	Selects which priority output as WACS_P2P rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
19:16	ARBITER_OUT_WAC S1_SEL	Selects which priority output as WACS1 rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
15:12	ARBITER_OUT_WAC S2_SEL	Selects which priority output as WACS2 rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6

Bit(s)	Name	Description
		[5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
11:8	ARBITER_OUT_GPSI NF_SEL	Selects which priority output as GPSINF rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
7:4	ARBITER_OUT_STA UPD_SEL	Selects which priority output as STAUPD rdata [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0
3:0	ARBITER_OUT_MD_ ADCINF_SEL	Selects which priority output as MD_ADCINF rdata (co-clock) [15]: RESERVE [14]: RESERVE [13]: priority_13 [12]: priority_12 [11]: priority_11 [10]: priority_10 [9]: priority_9 [8]: priority_8 [7]: priority_7 [6]: priority_6 [5]: priority_5 [4]: priority_4 [3]: priority_3 [2]: priority_2 [1]: priority_1 [0]: priority_0

1000D298 STARV_COUNTER_0 STARV_COUNTER_0 0000
TER_0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER_0_ENABLE	STARV_COUNTER0_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER0_ENABLE	Enables the priority_0 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER0_TARGET	priority_0 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D29C STARV_COUNTER_1 STARV_COUNTER_1 0000
TER_1

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER1_ENABLE	STARV_COUNTER1_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER1_ENABLE	Enables the priority_1 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER1_TARGET	priority_1 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2A0 STARV_COUNTER_2 STARV_COUNTER_2 0000
TER_2

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER2_ENABLE	STARV_COUNTER2_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER2_ENABLE	Enables the priority_2 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER2_TARGET	priority_2 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2A4 STARV_COUNTER_3 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER3_ENABLE	STARV_COUNTER3_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER3_ENABLE	Enables the priority_3 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER3_TARGET	priority_3 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2A8 STARV_COUNTER_4 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER4_ENABLE	STARV_COUNTER4_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER4_ENABLE	Enables the priority_4 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER4_TARGET	priority_4 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2AC STARV_COUNTER_5 0000

TER 5

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STAR V_CO UNTE R5_E NABL E	STARV_COUNTER5_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER5_ ENABLE	Enables the priority_4 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER5_ TARGET	priority_5 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2B0 STARV_COUNTER_6 **0000**
TER 6

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STAR V_CO UNTE R6_E NABL E	STARV_COUNTER6_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER6_ ENABLE	Enables the priority_6 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER6_ TARGET	priority_6 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2B4 STARV_COUNTER_7 **0000**
TER 7

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STAR V_CO UNTE R7_E NABL E	STARV_COUNTER7_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
10	STARV_COUNTER7_ENABLE	Enables the priority_7 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER7_TARGET	priority_7 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2B8 STARV_COUNTER_8 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER8_ENABLE	STARV_COUNTER8_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER8_ENABLE	Enables the priority_8 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER8_TARGET	priority_8 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2BC STARV_COUNTER_9 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER9_ENABLE	STARV_COUNTER9_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER9_ENABLE	Enables the priority_9 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER9_TARGET	priority_9 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2C0 STARV_COUNTER_10 0000

TER 10

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name						STAR V_CO UNTE R10_ ENAB LE	STARV_COUNTER10_TARGET										
Type						RW	RW										
Reset						0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER10_ENABLE	Enables the priority_10 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER10_TARGET	priority_10 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2C4 STARV_COUNTER_11 **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STAR V_CO UNTE R11_ ENAB LE	STARV_COUNTER11_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER11_ENABLE	Enables the priority_11 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER11_TARGET	priority_11 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2C8 STARV_COUNTER_12 **0000**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STAR V_CO UNTE R12_ ENAB LE	STARV_COUNTER12_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
10	STARV_COUNTER12_ENABLE	Enables the priority_12 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER12_TARGET	priority_12 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2CC STARV_COUNTER_13 0000
STARV_COUNTER_13

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER13_ENABLE	STARV_COUNTER13_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER13_ENABLE	Enables the priority_13 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER13_TARGET	priority_13 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2D0 STARV_COUNTER_14 0000
STARV_COUNTER_14

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER14_ENABLE	STARV_COUNTER14_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER14_ENABLE	Enables the priority_14 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER14_TARGET	priority_14 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

1000D2D4 STARV_COUNTER_15 0000

TER 15

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						STARV_COUNTER15_ENABLE	STARV_COUNTER15_TARGET									
Type						RW	RW									
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
10	STARV_COUNTER15_ENABLE	Enables the priority_15 starvation mechanism 0: Disable 1: Enable
9:0	STARV_COUNTER15_TARGET	priority_15 starvation threshold 1: One command pending (~1us) N: N command pending (~Nus)

STARV COUN

1000D2D8 TER 0 STAT STARV_COUNTER_0_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER0[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER0[5:0]						STARV_COUNTER0_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER0	The priority_0 starvation counted number
9:0	STARV_COUNTER0_GATED	The priority_0 starvation counted number when any other priority reaches the starvation threshold

STARV COUN

1000D2DC TER 1 STAT STARV_COUNTER_1_STATUS **00000000**
S

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER1[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER1[5:0]						STARV_COUNTER1_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER1	riority_1 starvation counted number

Bit(s)	Name	Description
9:0	STARV_COUNTER1_GATED	priority_1 starvation counted number when any other priority reaches the starvation treshold

STARV COUN

1000D2E0 TER 2 STAT STARV_COUNTER_2_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER2[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER2[5:0]						STARV_COUNTER2_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER2	priority_2 starvation counted number
9:0	STARV_COUNTER2_GATED	priority_2 starvation counted number when any other priority reaches the starvation treshold

STARV COUN

1000D2E4 TER 3 STAT STARV_COUNTER_3_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER3[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER3[5:0]						STARV_COUNTER3_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER3	priority_3 starvation counted number
9:0	STARV_COUNTER3_GATED	priority_3 starvation counted number when any other priority reaches the starvation treshold

STARV COUN

1000D2E8 TER 4 STAT STARV_COUNTER_4_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER4[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	STARV_COUNTER4[5:0]						STARV_COUNTER4_GATED													
Type	RU						RU													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER4	priority_4 starvation counted number
9:0	STARV_COUNTER4_GATED	priority_4 starvation counted number when any other priority reaches the starvation treshold

STARV COUN
1000D2EC TER 5 STAT STARV_COUNTER_5_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name													STARV_COUNTER5[9:6]						
Type													RU						
Reset													0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	STARV_COUNTER5[5:0]						STARV_COUNTER5_GATED												
Type	RU						RU												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER5	priority_5 starvation counted number
9:0	STARV_COUNTER5_GATED	priority_5 starvation counted number when any other priority reaches the starvation treshold

STARV COUN
1000D2F0 TER 6 STAT STARV_COUNTER_6_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name													STARV_COUNTER6[9:6]						
Type													RU						
Reset													0	0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	STARV_COUNTER6[5:0]						STARV_COUNTER6_GATED												
Type	RU						RU												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER6	priority_6 starvation counted number
9:0	STARV_COUNTER6_GATED	priority_6 starvation counted number when any other priority reaches the starvation treshold

STARV COUN
1000D2F4 TER 7 STAT STARV_COUNTER_7_STATUS **00000000**
S

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER7[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER7[5:0]						STARV_COUNTER7_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER7	priority_7 starvation counted number
9:0	STARV_COUNTER7_GATED	priority_7 starvation counted number when any other priority reaches the starvation threshold

STARV COUN

1000D2F8 TER 8 STAT STARV_COUNTER_8_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER8[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER8[5:0]						STARV_COUNTER8_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER8	priority_8 starvation counted number
9:0	STARV_COUNTER8_GATED	priority_8 starvation counted number when any other priority reaches the starvation threshold

STARV COUN

1000D2FC TER 9 STAT STARV_COUNTER_9_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER9[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER9[5:0]						STARV_COUNTER9_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER9	priority_9 starvation counted number
9:0	STARV_COUNTER9_GATED	priority_9 starvation counted number when any other priority reaches the starvation threshold

STARV COUN

1000D300 TER 10 STAT STARV_COUNTER_10_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER10[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER10[5:0]						STARV_COUNTER10_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER10	priority_10 starvation counted number
9:0	STARV_COUNTER10_GATED	priority_10 starvation counted number when any other priority reaches the starvation treshold

STARV COUN

1000D304 TER 11 STAT STARV_COUNTER_11_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER11[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER11[5:0]						STARV_COUNTER11_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER11	priority_11 starvation counted number
9:0	STARV_COUNTER11_GATED	priority_11 starvation counted number when any other priority reaches the starvation treshold

STARV COUN

1000D308 TER 12 STAT STARV_COUNTER_12_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER12[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER12[5:0]						STARV_COUNTER12_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
19:10	STARV_COUNTER12	priority_12 stravation counted number
9:0	STARV_COUNTER12_GATED	priority_12 stravation counted number when any other priority reaches the starvation treshold

STARV COUN

1000D30C TER 13 STAT STARV_COUNTER_13_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER13[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER13[5:0]					STARV_COUNTER13_GATED										
Type	RU					RU										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER13	priority_13 stravation counted number
9:0	STARV_COUNTER13_GATED	priority_13 stravation counted number when any other priority reaches the starvation treshold

STARV COUN

1000D310 TER 14 STAT STARV_COUNTER_14_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER14[9:6]			
Type													RU			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER14[5:0]					STARV_COUNTER14_GATED										
Type	RU					RU										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER14	priority_14 stravation counted number
9:0	STARV_COUNTER14_GATED	priority_14 stravation counted number when any other priority reaches the starvation treshold

STARV COUN

1000D314 TER 15 STAT STARV_COUNTER_15_STATUS **00000000**
US

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STARV_COUNTER15[9:6]			
Type													RU			

Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER15[5:0]						STARV_COUNTER15_GATED									
Type	RU						RU									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19:10	STARV_COUNTER15	priority_15 starvation counted number
9:0	STARV_COUNTER15_GATED	priority_15 starvation counted number when any other priority reaches the starvation threshold

1000D318 STARV_COUNTER_CLR STARV_COUNTER_CLR 0000

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	STARV_COUNTER15_CLR	STARV_COUNTER14_CLR	STARV_COUNTER13_CLR	STARV_COUNTER12_CLR	STARV_COUNTER11_CLR	STARV_COUNTER10_CLR	STARV_COUNTER9_CLR	STARV_COUNTER8_CLR	STARV_COUNTER7_CLR	STARV_COUNTER6_CLR	STARV_COUNTER5_CLR	STARV_COUNTER4_CLR	STARV_COUNTER3_CLR	STARV_COUNTER2_CLR	STARV_COUNTER1_CLR	STARV_COUNTER0_CLR
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	STARV_COUNTER15_CLR	Clears the priority_15 starvation counter
14	STARV_COUNTER14_CLR	Clears the priority_14 starvation counter
13	STARV_COUNTER13_CLR	Clears the priority_13 starvation counter
12	STARV_COUNTER12_CLR	Clears the priority_12 starvation counter
11	STARV_COUNTER11_CLR	Clears the priority_11 starvation counter
10	STARV_COUNTER10_CLR	Clears the priority_10 starvation counter
9	STARV_COUNTER9_CLR	Clears the priority_9 starvation counter
8	STARV_COUNTER8_CLR	Clears the priority_8 starvation counter
7	STARV_COUNTER7_CLR	Clears the priority_7 starvation counter
6	STARV_COUNTER6_CLR	Clears the priority_6 starvation counter
5	STARV_COUNTER5_CLR	Clears the priority_5 starvation counter
4	STARV_COUNTER4_CLR	Clears the priority_4 starvation counter
3	STARV_COUNTER3_CLR	Clears the priority_3 starvation counter
2	STARV_COUNTER2_CLR	Clears the priority_2 starvation counter
1	STARV_COUNTER1_CLR	Clears the priority_1 starvation counter

Bit(s)	Name	Description
	CLR	
0	STARV_COUNTERo_ CLR	Clears the priority_o starvation counter

1000D31C STARV_PRIO STARV_PRIO_STATUS **0000**
STATUS

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AG_ARB_HPrio_STARV															
Type	RU															
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	AG_ARB_HPrio_ST ARV	Records the starvation priority

1000D320 DEBUG_STAT DEBUG_STATUS **00**
US

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DEBU G_IN IT		DEBUG_COUNTER_MAX					
Type									RW		RU					
Reset									0		0	0	0	0	0	0

Bit(s)	Name	Description
7	DEBUG_INIT	Initializes the debug counter
5:0	DEBUG_COUNTER_ MAX	Records the debug counter

1000D324 DEBUG_SQUE DEBUG_SEQUENCE_o **00000000**
NCE_o

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEBUG_SQ7				DEBUG_SQ6				DEBUG_SQ5				DEBUG_SQ4			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEBUG_SQ3				DEBUG_SQ2				DEBUG_SQ1				DEBUG_SQo			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	DEBUG_SQ7	Past command sequence_7
27:24	DEBUG_SQ6	Past command sequence_6
23:20	DEBUG_SQ5	Past command sequence_5
19:16	DEBUG_SQ4	Past command sequence_4

Bit(s)	Name	Description
15:12	DEBUG_SQ3	Past command sequence_3
11:8	DEBUG_SQ2	Past command sequence_2
7:4	DEBUG_SQ1	Past command sequence_1
3:0	DEBUG_SQ0	Past command sequence_0 (the oldest)

1000D328 DEBUG_SQUE **DEBUG_SEQUENCE_1** **00000000**
NCE_1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEBUG_SQ15				DEBUG_SQ14				DEBUG_SQ13				DEBUG_SQ12			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEBUG_SQ11				DEBUG_SQ10				DEBUG_SQ9				DEBUG_SQ8			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	DEBUG_SQ15	Past command sequence_15
27:24	DEBUG_SQ14	Past command sequence_14
23:20	DEBUG_SQ13	Past command sequence_13
19:16	DEBUG_SQ12	Past command sequence_12
15:12	DEBUG_SQ11	Past command sequence_11
11:8	DEBUG_SQ10	Past command sequence_10
7:4	DEBUG_SQ9	Past command sequence_9
3:0	DEBUG_SQ8	Past command sequence_8

1000D32C DEBUG_SQUE **DEBUG_SEQUENCE_2** **00000000**
NCE_2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEBUG_SQ23				DEBUG_SQ22				DEBUG_SQ21				DEBUG_SQ20			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEBUG_SQ19				DEBUG_SQ18				DEBUG_SQ17				DEBUG_SQ16			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	DEBUG_SQ23	Past command sequence_23
27:24	DEBUG_SQ22	Past command sequence_22
23:20	DEBUG_SQ21	Past command sequence_21
19:16	DEBUG_SQ20	Past command sequence_20
15:12	DEBUG_SQ19	Past command sequence_19
11:8	DEBUG_SQ18	Past command sequence_18
7:4	DEBUG_SQ17	Past command sequence_17
3:0	DEBUG_SQ16	Past command sequence_16

1000D330 DEBUG_SQUE **DEBUG_SEQUENCE_3** **00000000**
NCE_3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEBUG_SQ31				DEBUG_SQ30				DEBUG_SQ29				DEBUG_SQ28			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEBUG_SQ27				DEBUG_SQ26				DEBUG_SQ25				DEBUG_SQ24			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	DEBUG_SQ31	Past command sequence_31
27:24	DEBUG_SQ30	Past command sequence_30
23:20	DEBUG_SQ29	Past command sequence_29
19:16	DEBUG_SQ28	Past command sequence_28
15:12	DEBUG_SQ27	Past command sequence_27
11:8	DEBUG_SQ26	Past command sequence_26
7:4	DEBUG_SQ25	Past command sequence_25
3:0	DEBUG_SQ24	Past command sequence_24

1000D334 DEBUG_SQUE **DEBUG_SEQUENCE_4** **00000000**
NCE_4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEBUG_SQ39				DEBUG_SQ38				DEBUG_SQ37				DEBUG_SQ36			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEBUG_SQ35				DEBUG_SQ34				DEBUG_SQ33				DEBUG_SQ32			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	DEBUG_SQ39	Past command sequence_39
27:24	DEBUG_SQ38	Past command sequence_38
23:20	DEBUG_SQ37	Past command sequence_37
19:16	DEBUG_SQ36	Past command sequence_36
15:12	DEBUG_SQ35	Past command sequence_35
11:8	DEBUG_SQ34	Past command sequence_34
7:4	DEBUG_SQ33	Past command sequence_33
3:0	DEBUG_SQ32	Past command sequence_32

1000D338 DEBUG_SQUE **DEBUG_SEQUENCE_5** **00000000**
NCE_5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEBUG_SQ47				DEBUG_SQ46				DEBUG_SQ45				DEBUG_SQ44			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEBUG_SQ43				DEBUG_SQ42				DEBUG_SQ41				DEBUG_SQ40			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	DEBUG_SQ47	Past command sequence_47
27:24	DEBUG_SQ46	Past command sequence_46
23:20	DEBUG_SQ45	Past command sequence_45
19:16	DEBUG_SQ44	Past command sequence_44
15:12	DEBUG_SQ43	Past command sequence_43
11:8	DEBUG_SQ42	Past command sequence_42
7:4	DEBUG_SQ41	Past command sequence_41
3:0	DEBUG_SQ40	Past command sequence_40

1000D33C DEBUG_SQUE NCE_6 DEBUG_SEQUENCE_6 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEBUG_SQ55				DEBUG_SQ54				DEBUG_SQ53				DEBUG_SQ52			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DEBUG_SQ51				DEBUG_SQ50				DEBUG_SQ49				DEBUG_SQ48			
Type	RU				RU				RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	DEBUG_SQ55	Past command sequence_55 (latest)
27:24	DEBUG_SQ54	Past command sequence_54
23:20	DEBUG_SQ53	Past command sequence_53
19:16	DEBUG_SQ52	Past command sequence_52
15:12	DEBUG_SQ51	Past command sequence_51
11:8	DEBUG_SQ50	Past command sequence_50
7:4	DEBUG_SQ49	Past command sequence_49
3:0	DEBUG_SQ48	Past command sequence_48

Module name: PMIC_WRAP_P2P Base address: (+100AB00h)

Address	Name	Width	Register Function
100AB200	<u>WACS_P2P_EN</u>	8	Wrapper Access (#0) Enable
100AB204	<u>INIT_DONE_P2P</u>	8	Initialization Done
100AB208	<u>WACS_P2P_CMD</u>	32	Wrapper Access (#0) Command

100AB20C	<u>WACS P2P RD ATA</u>	32	Wrapper Access (#0) Read Data
100AB210	<u>WACS P2P VL DCLR</u>	8	Wapper Access (#0) Valid Clear

100AB200 WACS P2P E **Wrapper Access (#0) Enable** **00**
N

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACS_P2P_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	WACS_P2P_EN	Enables wrapper access Set to disable will reset the FSM. 0: Disable 1: Enable

100AB204 INIT DONE P **Initialization Done** **00**
2P

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																INIT_DONE_P2P
Type																RW
Reset																0

Bit(s)	Name	Description
0	INIT_DONE_P2P	Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. 0: Initialization is not yet finished. 1: Initialization is finished.

100AB208 WACS P2P C **Wrapper Access (#0) Command** **00000000**
MD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WACS_P2P_WRITE	WACS_P2P_ADR														
Type	RW	RW														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WACS_P2P_WDATA															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	WACS_P2P_WRITE	Wrapper access: Read/write direction 0: Read 1: Write
30:16	WACS_P2P_ADR	Wrapper access: Address[15:1]
15:0	WACS_P2P_WDATA	Wrapper access: Write data[15:0]

100AB20C **WACS P2P R** Wrapper Access (#0) Read Data 80500000
DATA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	WACS_P2P_FIFO_FRE ECNT				WACS_P2P_FIFO_FILL CNT					SYS_IDLE_P2P	INIT_DONE_P2P	SYNC_IDLE_P2P	WACS_P2P_REQ	WACS_P2P_FSM			
Type	RU				RU					RU	RU	RU	RU	RU			
Reset	1	0	0	0	0	0	0	0		1	0	1	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	WACS_P2P_RDATA																
Type	RU																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:28	WACS_P2P_FIFO_FREECNT	Records the number of data can be filled into FIFO
27:24	WACS_P2P_FIFO_FILLCNT	Records the number of data filled into FIFO
22	SYS_IDLE_P2P	PMIC_WRAP busy status indicator: 1. WACS o/1/2 idle 2. no arbitor request 3. no spi_wrap to mux request 4. no waiting read data 5. spi_man is idle 6. spI_sync is idle 0: PMIC_WRAP is busy 1: PMIC_WRAP is IDLE
21	INIT_DONE_P2P	Indicates initialization is finished. During SPI transactions, if this bit is detected low, then current transaction may fail, which requires re-do or debugging. (This is equivalent to INIT_DONE) 0: Initialization is not yet finished 1: Initialization is finished.
20	SYNC_IDLE_P2P	SYNC module busy status. It is used to judge if the request has reached SYNC module. 0: SYNC module is busy 1: SYNC module is IDLE
19	WACS_P2P_REQ	Wrapper access request indicator. 0: No WACS request is awaiting grant. 1: One WACS Request is still awaiting grant.
18:16	WACS_P2P_FSM	Current WACS FSM states. 0x0: IDLE 0x2: REQ. Request in process 0x4: WFDLE. Wait for read data 0x6: WFVLDCLR. Wait for valid flag clearing



Bit(s)	Name	Description
		Others: Reserved
15:0	WACS_P2P_RDATA	Wrapper Access: read data. SW must check if valid flag equals to 1 before using this read data.

100AB210 WACS_P2P_VLDCLR **Wrapper Access (#0) Valid Clear** **00**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																WACS_P2P_VLDCLR
Type																WO
Reset																0

Bit(s)	Name	Description
0	WACS_P2P_VLDCLR	Write 1 to clear valid flag.

3 Peripherals

3.1 Pericfg Controller

Module name: PERICFG Base address: (+10003000h)

Address	Name	Width	Register Function
10003050	<u>PERI_GLOBALCON_DCMCTL</u>	32	Peripheral DCM Control Register
1000305C	<u>PERI_GLOBALCON_CKSEL</u>	32	
10003200	<u>PERIAXI_BUS_CTL1</u>	32	Peripheral AXI Bus Control 1
10003204	<u>PERIAXI_BUS_CTL2</u>	32	Peripheral AXI Bus Control 2
10003208	<u>PERIAXI_BUS_CTL3</u>	32	Peripheral AXI Bus Control 3
1000320C	<u>PERIAXI_SIO_CTL</u>	32	Peripheral AXI SIO Control
10003210	<u>PERIAXI_SI1_CTL</u>	32	Peripheral AXI SI1 Control
10003214	<u>PERIAXI_MI_STA</u>	32	Peripheral AXI MI Status
10003218	<u>PERIAXI_BUS_CTL4</u>	32	Peripheral AXI Bus Control 4
1000321C	<u>PERIAXI_BUS_CTL5</u>	32	Peripheral AXI Bus Control 5
10003300	<u>PERIAXI_AHB_LMT_CON1</u>	32	Peripheral AHB Bus 0 Bandwidth Limiter
10003304	<u>PERIAXI_AHB_LMT_CON2</u>	32	Peripheral AHB Bus 0 Bandwidth Limiter
10003308	<u>PERIAXI_AHB_LMT_CON3</u>	32	Peripheral AHB Bus 1 Bandwidth Limiter
1000330C	<u>PERIAXI_AHB_LMT_CON4</u>	32	Peripheral AHB Bus 1 Bandwidth Limiter
10003310	<u>PERIAXI_AHB_LMT_CON5</u>	32	Peripheral AHB Bus 2 Bandwidth Limiter
10003314	<u>PERIAXI_AHB_LMT_CON6</u>	32	Peripheral AHB Bus 2 Bandwidth Limiter
10003318	<u>PERIAXI_AHB_LMT_CON7</u>	32	Peripheral AHB Bus 3 Bandwidth Limiter
1000331C	<u>PERIAXI_AHB_LMT_CON8</u>	32	Peripheral AHB Bus 3 Bandwidth Limiter
10003320	<u>PERIAXI_AXI_LMT_CON1</u>	32	Peripheral AXI MST0 Bandwidth Limiter
10003324	<u>PERIAXI_AXI_LMT_CON2</u>	32	Peripheral AXI MST1 Bandwidth Limiter
10003328	<u>PERIAXI_AXI_LMT_CON3</u>	32	Peripheral AXI MST2 Bandwidth Limiter
1000332C	<u>PERIAXI_AXI_LMT_CON4</u>	32	Peripheral AP DMA Bandwidth Limiter
10003330	<u>PERIAXI_AXI_LMT_CON5</u>	32	Peripheral AXI MSDCo Bandwidth Limiter
10003334	<u>PERIAXI_AXI_LMT_CON6</u>	32	Peripheral AXI USB30 Bandwidth Limiter
10003400	<u>PERI_USB_WAKEUP_DEC_CON0</u>	32	Peripheral USB Wakeup Control 0
10003404	<u>PERI_USB_WAKEUP_DEC_CON1</u>	32	Peripheral USB Wakeup Control 1

Address	Name	Width	Register Function
	<u>P_DEC_CON1</u>		
10003408	<u>PERI_USB_WAKEUP</u> <u>P_DEC_CON2</u>	32	Peripheral USB Wakeup Control 2
10003410	<u>PERI_I2C_MODE</u> <u>ENABLE</u>	32	Peripheral I2C Mode Enable
10003420	<u>PERI_DVFS0_TX</u> <u>APB_ASYNC_STA</u>	32	Peri DVFS0 TX APB Async Status
10003424	<u>PERI_DVFS1_TX</u> <u>APB_ASYNC_STA</u>	32	Peri DVFS1 TX APB Async Status

10003050 PERI_GLOBA **Peripheral DCM Control** **000000F2**
LCON_DCMCT
L **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																dcm_idle_bypass_en
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dcm_idle_bypass_en								PERIAHB_BUS_SLPREQ						AXI_CLOCK_GATED_EN	
Type	RW								RW						RW	
Reset	0	0	0	0	0	0	0	0	1	1	1	1			1	

Bit(s)	Mnemonic	Name	Description
16:8	dcm_idle_bypass_en	dcm_idle_bypass_en	
7:4	PERIAHB_BUS_SLPREQ	PERIAHB_BUS_SLPREQ	No use 0: No use
1	AXI_CLOCK_GATED_EN	AXI_CLOCK_GATED_EN	AXI clock gated 0: Disable 1: Enable

1000305C PERI_GLOBA **00000000**
LCON_CKSEL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																haxiperibussel
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
0	haxi_peribus_sel	haxi_peribus_sel	

10003200 **PERIAXI_BU** **Peripheral AXI Bus Control 1** 00000000
S_CTL1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AHBo_SHARE_EN				AHB1_SHARE_EN				AHBo_ULTRA				AHB1_ULTRA			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AHB2_ULTRA				AHBo_PRE_ULTRA				AHB1_PRE_ULTRA				AHB2_PRE_ULTRA			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28	AHBo_SHARE_EN	AHBo_SHARE_EN	Enables AHB bus 0 share attribute Bit 0: Enable ICUSB share attribute when set to 1'b1 Bit 1: Enable AUDIO share attribute when set to 1'b1 Bit 2: Enable MSDC3 share attribute when set to 1'b1 Bit 3: Enable USB20 share attribute when set to 1'b1
27:24	AHB1_SHARE_EN	AHB1_SHARE_EN	Enables AHB bus 1 share attribute Bit 0: Enable PWM share attribute when set to 1'b1 Bit 1: Enable MSDC1 share attribute when set to 1'b1 Bit 2: Enable MSDC2 share attribute when set to 1'b1 Bit 3: Enable SPI share attribute when set to 1'b1
23:20	AHBo_ULTRA	AHBo_ULTRA	AHB bus 0 ULTRA Bit 0: IC-USB ULTRA Bit 1: AUDIO ULTRA Bit 2: MSDC3 ULTRA Bit 3: USB20 ULTRA
19:16		AHB1_ULTRA	AHB bus 1 ULTRA Bit 0: PWM ULTRA Bit 1: MSDC1 ULTRA Bit 2: MSDC2 ULTRA Bit 3: SPI ULTRA
15:12		AHB2_ULTRA	AHB bus 2 ULTRA Bit 0: SPI1 ULTRA Bit 1: SPM ULTRA Bit 2: MD32 ULTRA Bit 3: THERM ULTRA
11:8		AHBo_PRE_ULTRA	AHB bus 0 PER_ULTRA Bit 0: IC-USB PER_ULTRA Bit 1: AUDIO PER_ULTRA Bit 2: MSDC3 PER_ULTRA Bit 3: USB20 PER_ULTRA
7:4		AHB1_PRE_ULTRA	AHB bus 1 PER_ULTRA Bit 0: PWM PER_ULTRA Bit 1: MSDC1 PER_ULTRA Bit 2: MSDC2 PER_ULTRA Bit 3: SPI PER_ULTRA
3:0		AHB2_PRE_ULTRA	AHB bus 2 PER_ULTRA Bit 0: SP1 PER_ULTRA

Bit(s)	Mnemonic	Name	Description
			Bit 1: SPM PER_ULTRA Bit 2: MD32 PER_ULTRA Bit 3: THERM PER_ULTRA

10003204 PERIAXI BUS CTL2 **Peripheral AXI Bus Control 2** **10224FFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AHB2_SHARE_EN								AHB0_READ_AHEAD_BW	AHB0_FIFO_THRESHOLD			AHB1_READ_AHEAD_BW	AHB1_FIFO_THRESHOLD		
Type	RW								RW	RW			RW	RW		
Reset	0	0	0	1					0	0	1	0	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AHB2_READ_AHEAD_BW		AHB2_FIFO_THRESHOLD		AHB_SECURE_EN				AHB_BUFFER_EN				AHB_MERGE_EN			
Type	RW		RW		RW				RW				RW			
Reset	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:28	AHB2_SHARE_EN	AHB2_SHARE_EN	Enables AHB bus 2 share attribute Bit 0: Enable SPI1 share attribute when set to 1'b1 Bit 1: Enable SPM share attribute when set to 1'b1 Bit 2: Enable MD32 share attribute when set to 1'b1 Bit 3: Enable THERM share attribute when set to 1'b1
23		AHB0_READ_AHEAD_BW	Read transaction can pass through bufferable write transaction for AHB2AXI bridge 0. 0: Disable 1: Enable
22:20		AHB0_FIFO_THRESHOLD	Launch AXI side awvalid depending on how many write data are received at AHB side For AHB2AXI bridge 0. 000: First command 001: 1/4 burst length 010: 1/2 burst length 011: 3/4 burst length 100: Full burst length
19		AHB1_READ_AHEAD_BW	Read transaction can pass through bufferable write transaction for AHB2AXI bridge 1 0: Disable 1: Enable
18:16		AHB1_FIFO_THRESHOLD	Launch AXI side awvalid depending on how many write data are received at AHB side. For AHB2AXI bridge 1 000: First command 001: 1/4 burst length 010: 1/2 burst length 011: 3/4 burst length 100: Full burst length
15		AHB2_READ_AHEAD_BW	Read transaction can pass through bufferable write transaction for AHB2AXI bridge 2

Bit(s)	Mnemonic	Name	Description
14:12		AHB2_FIFO_THRE SHOLD	0: Disable 1: Enable Launch AXI side awvalid depending on how many write data are received at AHB side For AHB2AXI bridge 2. 000: First command 001: 1/4 burst length 010: 1/2 burst length 011: 3/4 burst length 100: Full burst length
11:8	AHB_SECURE_EN	AHB_SECURE_EN	Enables AHB2AXI secure attribute
7:4	AHB_BUFFER_EN	AHB_BUFFER_EN	Enables AHB2AXI buffer attribute
3:0	AHB_MERGE_EN	AHB_MERGE_EN	Enables AHB2AXI merge attribute

10003208 PERIAXI_BU Peripheral AXI Bus Control 3 00000000
S_CTL3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AHB3_CACHE				AHBo_CACHE				AHB1_CACHE				AHB2_CACHE			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AHB3_IOMMU				AHBo_IOMMU				AHB1_IOMMU				AHB2_IOMMU			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28	AHB3_CACHE	AHB3_CACHE	
27:24	AHBo_CACHE	AHBo_CACHE	AHB bus 0 CACHE Bit 0: IC-USB CACHE Bit 1: AUDIO CACHE Bit 2: MSDC3 CACHE Bit 3: USB20 CACHE
23:20	AHB1_CACHE	AHB1_CACHE	AHB bus 1 CACHE Bit 0: PWM CACHE Bit 1: MSDC1 CACHE Bit 2: MSDC2 CACHE Bit 3: SPI CACHE
19:16	AHB2_CACHE	AHB2_CACHE	AHB bus 2 CACHE Bit 0: DBG_I2C CACHE Bit 1: SPM CACHE Bit 2: MD32 CACHE Bit 3: THERM CACHE
15:12	AHB3_IOMMU	AHB3_IOMMU	
11:8	AHBo_IOMMU	AHBo_IOMMU	AHB bus 0 IOMMU Bit 0: IC-USB IOMMU Bit 1: AUDIO IOMMU Bit 2: MSDC3 IOMMU Bit 3: USB20 IOMMU
7:4	AHB1_IOMMU	AHB1_IOMMU	AHB bus 1 IOMMU Bit 0: PWM IOMMU Bit 1: MSDC1 IOMMU Bit 2: MSDC2 IOMMU

Bit(s)	Mnemonic	Name	Description
3:0	AHB2_IOMMU	AHB2_IOMMU	Bit 3: SPI IOMMU AHB bus 2 IOMMU Bit 0: DBG_I2C IOMMU Bit 1: SPM IOMMU Bit 2: MD32 IOMMU Bit 3: THERM IOMMU

1000320C **PERIAXI_SIo_CTL**

Peripheral AXI SIo Control

00000300

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PERIAXI_CG_DISABLE							PERIAXI_SIo_WROT_BUSY	PERIAXI_SIo_RD_OT_BUSY	PERIAXI_SIo_DFSLV_SET_RID_MISS	PERIAXI_SIo_DFSLV_SET_BID_MISS	PERIAXI_SIo_DFSLV_SET_WIRQ	PERIAXI_SIo_DFSLV_SET_RIRQ	PERIAXI_SIo_RCHNL_SEL		
Type	RW							RO	RO	RO	RO	RO	RO	RO		
Reset	0							0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PERIAXI_SIo_RCHNL_SEL			PERIAXI_SIo_CTRL_BYPASS			PERIAXI_SIo_WAY_EN									PERIAXI_SIo_OUTSTANDING_DISABLE
Type	RO			RW			RW									RW
Reset	0	0	0	0			1	1								0

Bit(s)	Mnemonic	Name	Description
31	PERIAXI_CG_DISABLE	PERIAXI_CG_DISABLE	Controls PERIAXI CG disable 0: Enable CG 1: Disable CG
24	PERIAXI_SIo_WROT_BUSY	PERIAXI_SIo_WROT_BUSY	Bypasses PERIAXI control 0: Disable 1: Enable
23	PERIAXI_SIo_RD_OT_BUSY	PERIAXI_SIo_RD_OT_BUSY	Bypasses PERIAXI control 0: Disable 1: Enable
22	PERIAXI_SIo_DFSLV_SET_RID_MISS	PERIAXI_SIo_DFSLV_SET_RID_MISS	Bypasses PERIAXI control 0: Disable 1: Enable
21	PERIAXI_SIo_DFSLV_SET_BID_MISS	PERIAXI_SIo_DFSLV_SET_BID_MISS	Bypasses PERIAXI control 0: Disable 1: Enable
20	PERIAXI_SIo_DFSLV_SET_WIRQ	PERIAXI_SIo_DFSLV_SET_WIRQ	Bypasses PERIAXI control 0: Disable 1: Enable
19	PERIAXI_SIo_DFSLV_SET_RIRQ	PERIAXI_SIo_DFSLV_SET_RIRQ	Bypasses PERIAXI control 0: Disable 1: Enable
18:16	PERIAXI_SIo_RCHNL_SEL	PERIAXI_SIo_RCHNL_SEL	Bypasses PERIAXI control 0: Disable

Bit(s)	Mnemonic	Name	Description
15:13	PERIAXI_SIo_B_CHNL_SEL	PERIAXI_SIo_B_CHNL_SEL	1: Enable Bypasses PERIAXI control 0: Disable
12	PERIAXI_SIo_CTL_BYPASS	PERIAXI_SIo_CTL_BYPASS	1: Enable Bypasses PERIAXI control 0: Disable
9:8	PERIAXI_SIo_WAY_EN	PERIAXI_SIo_WAY_EN	1: Enable Enables PERIAXI SIo way
0	PERIAXI_SIo_OUTSTANDING_DISABLE	PERIAXI_SIo_OUTSTANDING_DISABLE	Disables PERIAXI SIo outstanding

10003210 PERIAXI_Si1_CTL Peripheral AXI Si1 Control 00000300

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								PERIAXI_Si1_WROT_BUSY	PERIAXI_Si1_RD_OT_BUSY	PERIAXI_Si1_DFSLV_SET_RID_MIS	PERIAXI_Si1_DFSLV_SET_BID_MIS	PERIAXI_Si1_DFSLV_SET_WIRQ	PERIAXI_Si1_DFSLV_SET_RIRQ	PERIAXI_Si1_OUTSTANDING_DISABLE		
Type								RO	RO	RO	RO	RO	RO	RO		
Reset								0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PERIAXI_Si1_BCHNL_SEL			PERIAXI_Si1_CTL_BYPASS			PERIAXI_Si1_WAY_EN									PERIAXI_Si1_OUTSTANDING_DISABLE
Type	RO			RW			RW									RW
Reset	0	0	0	0			1	1								0

Bit(s)	Mnemonic	Name	Description
24	PERIAXI_Si1_WROT_BUSY	PERIAXI_Si1_WROT_BUSY	Bypasses PERIAXI control 0: Disable 1: Enable
23	PERIAXI_Si1_RD_OT_BUSY	PERIAXI_Si1_RD_OT_BUSY	Bypasses PERIAXI control 0: Disable 1: Enable
22	PERIAXI_Si1_DFSLV_SET_RID_MIS	PERIAXI_Si1_DFSLV_SET_RID_MIS	Bypasses PERIAXI control 0: Disable 1: Enable
21	PERIAXI_Si1_DFSLV_SET_BID_MIS	PERIAXI_Si1_DFSLV_SET_BID_MIS	Bypasses PERIAXI control 0: Disable 1: Enable
20	PERIAXI_Si1_DFSLV_SET_WIRQ	PERIAXI_Si1_DFSLV_SET_WIRQ	Bypasses PERIAXI control 0: Disable 1: Enable
19	PERIAXI_Si1_DFSLV_SET_RIRQ	PERIAXI_Si1_DFSLV_SET_RIRQ	Bypasses PERIAXI control 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
18:16	PERIAXI_SI1_R_CHNL_SEL	PERIAXI_SI1_R_CHNL_SEL	Bypasses PERIAXI control 0: Disable 1: Enable
15:13	PERIAXI_SI1_B_CHNL_SEL	PERIAXI_SI1_B_CHNL_SEL	Bypasses PERIAXI control 0: Disable 1: Enable
12	PERIAXI_SI1_CT_RL_BYPASS	PERIAXI_SI1_CT_RL_BYPASS	Bypasses PERIAXI control 0: Disable 1: Enable
9:8	PERIAXI_SI1_WAY_EN	PERIAXI_SI1_WAY_EN	Enables PERIAXI SI1 way
0	PERIAXI_SI1_OUTSTANDING_DISABLE	PERIAXI_SI1_OUTSTANDING_DISABLE	Disables PERIAXI SI1 outstanding

10003214 PERIAXI MI STA Peripheral AXI MI Status 00000040

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									MI1_W_BUSY	MI1_R_BUSY	MI1_ERRMID_SET_BIRQ	MI1_ERRMID_SET_RIRQ	MIO_W_BUSY	MIO_R_BUSY	MIO_ERRMID_SET_BIRQ	MIO_ERRMID_SET_RIRQ
Type									RO	RO	RO	RO	RO	RO	RO	RO
Reset									0	1	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7	MI1_W_BUSY	MI1_W_BUSY	PERIAXI MI1 write busy 0: MI1 not write busy 1: MI1 write busy
6	MI1_R_BUSY	MI1_R_BUSY	PERIAXI MI1 read busy 0: MI1 not read busy 1: MI1 read busy
5	MI1_ERRMID_SET_BIRQ	MI1_ERRMID_SET_BIRQ	PERIAXI MI1 write error 0: MI1 no write error MID 1: MI1 write error MID
4	MI1_ERRMID_SET_RIRQ	MI1_ERRMID_SET_RIRQ	PERIAXI MI1 read error 0: MI1 no read error MID 1: MI1 read error MID
3	MIO_W_BUSY	MIO_W_BUSY	PERIAXI MIO write busy 0: MIO not write busy 1: MIO write busy
2	MIO_R_BUSY	MIO_R_BUSY	PERIAXI MIO read busy 0: MIO not read busy 1: MIO read busy
1	MIO_ERRMID_SET_BIRQ	MIO_ERRMID_SET_BIRQ	PERIAXI MIO write error 0: MIO no write error MID 1: MIO write error MID
0	MIO_ERRMID_SET_RIRQ	MIO_ERRMID_SET_RIRQ	PERIAXI MIO read error 0: MIO no read error MID

Bit(s)	Mnemonic	Name	Description
1: MIO read error MID			

10003218 PERIAXI_BU_S_CTL4 **Peripheral AXI Bus Control 4** **00004000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ahb3_user															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ahb3_read_ah_d_bw	ahb3_fifo_threshold			ahb3_share_en				ahb3_ultra				ahb3_pre_ultra			
Type	RW	RW			RW				RW				RW			
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	ahb3_user	ahb3_user	
15	ahb3_read_ah_d_bw	ahb3_read_ah_d_bw	Read transaction can pass through bufferable write transaction for AHB2AXI bridge 2 0: Disable 1: Enable
14:12	ahb3_fifo_threshold	ahb3_fifo_threshold	Launch AXI side awvalid depending on how many write data are received at AHB side For AHB2AXI bridge 0. 000: First command 001: 1/4 burst length 010: 1/2 burst length 011: 3/4 burst length 100: Full burst length
11:8	ahb3_share_en	ahb3_share_en	Enables AHB bus3 share attribute Bit 0: Enable SPI2 share attribute when set to 1'b1 Bit 1: Enable SPI3 share attribute when set to 1'b1 Bit 2: Enable SPI4 share attribute when set to 1'b1 Bit 3: Enable SPI5 share attribute when set to 1'b1
7:4	ahb3_ultra	ahb3_ultra	AHB bus 3 ULTRA Bit 0: SPI2 ULTRA Bit 1: SPI3 ULTRA Bit 2: SPI4 ULTRA Bit 3: SPI5 ULTRA
3:0	ahb3_pre_ultra	ahb3_pre_ultra	AHB bus 3 PER_ULTRA Bit 0: SPI2 PRE_ULTRA Bit 1: SPI3 PRE_ULTRA Bit 2: SPI4 PRE_ULTRA Bit 3: SPI5 PRE_ULTRA

1000321C PERIAXI_BU_S_CTL5 **Peripheral AXI Bus Control 5** **0000003F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											peri2h_64_awh burst			peri2h_64_arh burst		
Type											RW			RW		
Reset											1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
5:3	peri2h_64_awhb urst	peri2h_64_awhb urst	
2:0	peri2h_64_arhb urst	peri2h_64_arhb urst	

10003300 PERIAXI AH Peripheral AHB Bus 0 00000000
B LMT CON1 Bandwidth Limiter

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						MSDCo_EMI_ULTRA	BUFFER_MODE	BUFFER_EN	Dummy							
Type						RW	RW	RW	RW							
Reset						0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
10	MSDCo_EMI_ULTRA	MSDCo_EMI_ULTRA	A
9	BUFFER_MODE	BUFFER_MODE	Condition of early response of per2conn_ahb_bridge_f2s depends on hprot[2] signal of AHB. 0: Always 1: Conditional
8	BUFFER_EN	BUFFER_EN	Enables early response ability of per2conn_ahb_bridge_f2s 0: Disable 1: Enable early response
7:0	Dummy	Dummy	

10003304 PERIAXI AH Peripheral AHB Bus 0 00000000
B LMT CON2 Bandwidth Limiter

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Dummy								Audio_BUS_GNT_CNT							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ICUSB_BUS_GNT_CNT								SOFT_LIMIT_EN		FILTER_EN_C	FILTER_LEN		FILTER_EN_E		

													KEN			N
Type	RW								RW				RW	RW		RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24	Dummy	Dummy	
23:16	Audio_BUS_GNT_CNT	Audio_BUS_GNT_CNT	Audio bus grant count
15:8	ICUSB_BUS_GNT_CNT	ICUSB_BUS_GNT_CNT	ICUSB bus grant count
7:4	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AHB bus 0 bandwidth soft-limiter
3	FILTER_CKEN	FILTER_CKEN	Enables AHB bus 0 bandwidth limiter filter clock
2:1	FILTER_LEN	FILTER_LEN	AHB bus 0 bandwidth limiter filter length 00: 256 01: 512 10: 1024 11: 2048
0	FILTER_EN	FILTER_EN	Enables AHB bus 0 bandwidth limiter filter

10003308 PERIAXI_AHB_LMT_CON3 Peripheral AHB Bus 1 Bandwidth Limiter 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									SPIo_BUS_GNT_CNT									
Type									RW									
Reset									0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	SPIo_BUS_GNT_CNT	SPIo_BUS_GNT_CNT	SPIo bus grant count

1000330C PERIAXI_AHB_LMT_CON4 Peripheral AHB Bus 1 Bandwidth Limiter 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC2_BUS_GNT_CNT								MSDC1_BUS_GNT_CNT							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PWM_BUS_GNT_CNT								SOFT_LIMIT_EN			FILTER_CKEN	FILTER_LEN		FILTER_EN	
Type	RW								RW			RW	RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24	MSDC2_BUS_GNT_CNT	MSDC2_BUS_GNT_CNT	MSDC2 bus grant count

Bit(s)	Mnemonic	Name	Description
	CNT	CNT	
23:16	MSDC1_BUS_GNT_	MSDC1_BUS_GNT_	MSDC1 bus grant count
	CNT	CNT	
15:8	PWM_BUS_GNT_CN	PWM_BUS_GNT_CN	PWM bus grant count
	T		
7:4	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AHB bus 1 bandwidth soft-limiter
3	FILTER_CKEN	FILTER_CKEN	Enables AHB bus 1 bandwidth limiter filter clock
2:1	FILTER_LEN	FILTER_LEN	AHB bus 1 bandwidth limiter filter length 00: 256 01: 512 10: 1024 11: 2048
0	FILTER_EN	FILTER_EN	Enables AHB bus 1 bandwidth limiter filter

10003310 PERIAXI_AHB_LMT_CON5 Peripheral AHB Bus 2 Bandwidth Limiter 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_ahb2_bw_ctrl_7_0															
Type	RW															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	reg_ahb2_bw_ctrl_7_0	reg_ahb2_bw_ctrl_7_0	

10003314 PERIAXI_AHB_LMT_CON6 Peripheral AHB Bus 2 Bandwidth Limiter 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	reg_ahb2_bw_ctrl_31_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	reg_ahb2_bw_ctrl_31_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	reg_ahb2_bw_ctrl_31_0	reg_ahb2_bw_ctrl_31_0	

10003318 PERIAXI_AHB_LMT_CON7 Peripheral AHB Bus 3 Bandwidth Limiter 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI5_BUS_GNT_CNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	SPI5_BUS_GNT_C	SPI5_BUS_GNT_CNT	SPI5 bus grant count
		NT	

1000331C PERIAXI_AHB_LMT_CON8 Peripheral AHB Bus 3 Bandwidth Limiter **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI4_BUS_GNT_CNT								SPI3_BUS_GNT_CNT							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI2_BUS_GNT_CNT								SOFT_LIMIT_EN			FILTER_CKEN	FILTER_LEN	FILTER_EN		
Type	RW								RW			RW	RW	RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24	SPI4_BUS_GNT_C	SPI4_BUS_GNT_CNT	SPI4 bus grant count
		NT	
23:16	SPI3_BUS_GNT_C	SPI3_BUS_GNT_CNT	SPI3 bus grant count
		NT	
15:8	SPI2_BUS_GNT_C	SPI2_BUS_GNT_CNT	SPI2 bus grant count
		NT	
7:4	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AHB bus 3 bandwidth soft-limiter
3	FILTER_CKEN	FILTER_CKEN	Enables AHB bus 3 bandwidth limiter filter clock
2:1	FILTER_LEN	FILTER_LEN	AHB bus 3 bandwidth limiter filter length 00: 256 01: 512 10: 1024 11: 2048
0	FILTER_EN	FILTER_EN	Enables AHB bus 3 bandwidth limiter filter

10003320 PERIAXI_AXI_LMT_CON1 Peripheral AXI MSto Bandwidth Limiter **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																SOFT_LIMIT_EN
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name					FILT ER_C KEN	BW_F ILTE R_EN	FILTER_LE N	AXI_MSTo_BUS_GNT_CNT								
Type					RW	RW	RW	RW								
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AXI MSTo soft bandwidth limiter 0: Disable 1: Enable
11	FILTER_CKEN	FILTER_CKEN	Enables AHB bus o bandwidth limiter filter clock
10	BW_FILTER_EN	BW_FILTER_EN	Enables AXI MSTo soft bandwidth soft-limiter 0: Disable 1: Enable
9:8	FILTER_LEN	FILTER_LEN	Enables AXI MSTo bandwidth limiter filter clock 00: 256 01: 512 10: 1024 11: 2048
7:0	AXI_MSTo_BUS_G NT_CNT	AXI_MSTo_BUS_G NT_CNT	Enables AXI MSTo bandwidth limiter

10003324 PERIAXI AX Peripheral AXI MST1 Bandwidth Limiter 00000000
I_LMT_CON2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													SW_E FUSE MPo DIS			SOFT LIM IT_E N
Type													RW			RW
Reset													0			0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					FILT ER_C KEN	BW_F ILTE R_EN	FILTER_LE N	AXI_MST1_BUS_GNT_CNT								
Type					RW	RW	RW	RW								
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19	SW_EFUSE_MPo_D IS	SW_EFUSE_MPo_D IS	1 of 2 conditions of SW mode 0: Disable 1: Enable
16	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AXI MST1 soft bandwidth soft-limiter 0: Disable 1: Enable
11	FILTER_CKEN	FILTER_CKEN	Enables AXI MST1 bandwidth limiter filter clock
10	BW_FILTER_EN	BW_FILTER_EN	Enables AXI MST1 bandwidth limiter 0: Disable 1: Enable
9:8	FILTER_LEN	FILTER_LEN	AXI MST1 bandwidth limiter filter length 00: 256 01: 512

Bit(s)	Mnemonic	Name	Description
			10: 1024 11: 2048
7:0	AXI_MST1_BUS_G NT_CNT	AXI_MST1_BUS_G NT_CNT	AXI MST1 bus grant count

10003328 PERIAXI AX I LMT CON3 **Peripheral AXI MST2 Bandwidth Limiter** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																SOFT LIM IT_E N
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					FILT ER_C KEN	BW_F ILTE R_EN	FILTER_LE N	AXI_MST2_BUS_GNT_CNT								
Type					RW	RW	RW	RW								
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AXI MST2 soft bandwidth soft-limiter 0: Disable 1: Enable
11	FILTER_CKEN	FILTER_CKEN	Enables AXI MST2 bandwidth limiter filter clock
10	BW_FILTER_EN	BW_FILTER_EN	Enables AXI MST2 bandwidth limiter 0: Disable 1: Enable
9:8	FILTER_LEN	FILTER_LEN	AXI MST2 bandwidth limiter filter length 00: 256 01: 512 10: 1024 11: 2048
7:0	AXI_MST2_BUS_G NT_CNT	AXI_MST2_BUS_G NT_CNT	AXI MST2 bus grant count

1000332C PERIAXI AX I LMT CON4 **Peripheral AP DMA Bandwidth Limiter** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																SOFT LIM IT_E N
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					FILT ER_C KEN	BW_F ILTE R_EN	FILTER_LE N	AXI_DMA_BUS_GNT_CNT								
Type					RW	RW	RW	RW								

Reset					0	0	0	0	0	0	0	0	0	0	0	0
--------------	--	--	--	--	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
16	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AP DMA AXI soft bandwidth soft-limiter 0: Disable 1: Enable
11	FILTER_CKEN	FILTER_CKEN	Enables AP DMA AXI master bandwidth limiter filter clock
10	BW_FILTER_EN	BW_FILTER_EN	Enables AP DMA bandwidth limiter 0: Disable 1: Enable
9:8	FILTER_LEN	FILTER_LEN	AP DMA bandwidth limiter filter length 00: 256 01: 512 10: 1024 11: 2048
7:0	AXI_DMA_BUS_GN T_CNT	AXI_DMA_BUS_GN T_CNT	AP DMA bus grant count

10003330 PERIAXI_AXI LMT_CON5 **Peripheral AXI MSDCo Bandwidth Limiter** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																SOFT_LIMIT_EN
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					FILTER_CKEN	BW_FILTER_EN	FILTER_LEN	AXI_DMA_BUS_GNT_CNT								
Type					RW	RW	RW	RW								
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AXI MSDCo soft bandwidth limiter 0: Disable 1: Enable
11	FILTER_CKEN	FILTER_CKEN	Enables AXI MSDCo bandwidth limiter filter clock
10	BW_FILTER_EN	BW_FILTER_EN	Enables AXI MSDCo bandwidth limiter 0: Disable 1: Enable
9:8	FILTER_LEN	FILTER_LEN	AXI MSDCo bandwidth limiter filter length 00: 256 01: 512 10: 1024 11: 2048
7:0	AXI_DMA_BUS_GN T_CNT	AXI_DMA_BUS_GN T_CNT	AXI MSDCo bus grant count

10003334 PERIAXI_AXI_LMT_CON6

Peripheral AXI USB30 Bandwidth Limiter

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																SOFT_LIMIT_EN
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					FILTER_CKEN	BW_FILTER_EN	FILTER_LEN		AXI_DMA_BUS_GNT_CNT							
Type					RW	RW	RW		RW							
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16	SOFT_LIMIT_EN	SOFT_LIMIT_EN	Enables AXI USB30 soft bandwidth limiter 0: Disable 1: Enable
11	FILTER_CKEN	FILTER_CKEN	Enables AXI USB30 bandwidth limiter filter clock
10	BW_FILTER_EN	BW_FILTER_EN	Enables AXI USB30 bandwidth limiter 0: Disable 1: Enable
9:8	FILTER_LEN	FILTER_LEN	AXI USB30 bandwidth limiter filter length 00: 256 01: 512 10: 1024 11: 2048
7:0	AXI_DMA_BUS_GNT_CNT	AXI_DMA_BUS_GNT_CNT	AXI USB30 bus grant count

10003400 PERI_USB_WAKEUP_DEC_CON0

Peripheral USB Wakeup Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								ssusb_ip_sleep_spm_enable	ssusb_linestate_spm_enable	ssusb_vbusvalid_spm_enable	ssusb_iddig_spm_enable	USBo_CDDEBOUNCE				USBo_CDE_N
Type								RW	RW	RW	RW	RW				RW
Reset								0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8	ssusb_ip_sleep_spm_enable	ssusb_ip_sleep_spm_enable	
7	ssusb_linestat	ssusb_linestat	

Bit(s)	Mnemonic	Name	Description
6	e_spm_enable ssusb_vbusvali d_spm_enable	e_spm_enable ssusb_vbusvali d_spm_enable	
5	ssusb_iddig_spm_enable	ssusb_iddig_spm_enable	
4:1	USBo_CDDEBOUNCE	USBo_CDDEBOUNCE	USBo debounce clock number (0~15) 0000: 0 0001: 1 0010: 2 1111: 15
0	USBo_CDEN	USBo_CDEN	Enables USBo clock debounce 0: Disable 1: Enable

10003404 PERI_USB_WAKEUP_DEC_CON1 **Peripheral USB Wakeup Control 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			ssusbo_cddebounce				ssusb1_cddebounce	ssusb1_cddebounce				ssusb2_cddebounce				
Type			RW				RW	RW				RW	RW			
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ssusb3_cddebounce	ssusb3_cddebounce				ssusb4_cddebounce	ssusb4_cddebounce				USB1_CDDEBOUNCE	USB1_CDEN				
Type	RW	RW				RW	RW				RW	RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:26	ssusbo_cddebounce	ssusbo_cddebounce	
25	ssusbo_cden	ssusbo_cden	
24:21	ssusb1_cddebounce	ssusb1_cddebounce	
20	ssusb1_cden	ssusb1_cden	
19:16	ssusb2_cddebounce	ssusb2_cddebounce	
15	ssusb2_cden	ssusb2_cden	
14:11	ssusb3_cddebounce	ssusb3_cddebounce	
10	ssusb3_cden	ssusb3_cden	
9:6	ssusb4_cddebounce	ssusb4_cddebounce	
5	ssusb4_cden	ssusb4_cden	
4:1	USB1_CDDEBOUNCE	USB1_CDDEBOUNCE	USB1 debounce clock number (0~15) 0000: 0 0001: 1 0010: 2 1111: 15
0	USB1_CDEN	USB1_CDEN	Enables USB1 clock debounce 0: Disable 1: Enable

10003408 PERI_USB_WAKEUP_DEC_2 **Peripheral USB Wakeup Control 2** **00000000**

CON2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16						
Name											ssusb_inst_dm_cden	ssusb_inst_dp_cden	ssusb_inst_spm_fall_enable	ssusb_inst_spm_rise_enable	ssusb_inst_dp_spm_fall_enable	ssusb_inst_dp_spm_rise_enable	ssusb_inst_dm_cddebounce	ssusb_inst_dp_cddebounce	reg_u3_sleep_event_cden	reg_u3_sleep_event_debounce	reg_u3_sleep_event_cddebounce	reg_u3_sleep_event_mux
Type											RW	RW	RW	RW	RW	RW			RW	RW		RW
Reset											0	0	0	0	0	0			0	0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
Name	ssusb_inst_dm_cddebounce				ssusb_inst_dp_cddebounce				reg_u3_sleep_event_cden	reg_u3_sleep_event_debounce	reg_u3_sleep_event_cddebounce				reg_u3_sleep_event_mux							
Type	RW				RW				RW	RW	RW				RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0						

Bit(s)	Mnemonic	Name	Description
21	ssusb_inst_dm_cden	ssusb_inst_dm_cden	
20	ssusb_inst_dp_cden	ssusb_inst_dp_cden	
19	ssusb_inst_dm_spm_fall_enable	ssusb_inst_dm_spm_fall_enable	
18	ssusb_inst_dm_spm_rise_enable	ssusb_inst_dm_spm_rise_enable	
17	ssusb_inst_dp_spm_fall_enable	ssusb_inst_dp_spm_fall_enable	
16	ssusb_inst_dp_spm_rise_enable	ssusb_inst_dp_spm_rise_enable	
15:12	ssusb_inst_dm_cddebounce	ssusb_inst_dm_cddebounce	
11:8	ssusb_inst_dp_cddebounce	ssusb_inst_dp_cddebounce	
7	reg_u3_sleep_event_cden	reg_u3_sleep_event_cden	
6	reg_u3_sleep_event_debounce	reg_u3_sleep_event_debounce	
5:2	reg_u3_sleep_event_cddebounce	reg_u3_sleep_event_cddebounce	
1:0	reg_u3_sleep_event_mux	reg_u3_sleep_event_mux	

10003410 PERI I2C MODE ENABLE **Peripheral I2C Mode Enable** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															i2c3_mod	i2c2_mod

																	e_en able	e_en able
Type																	RW	RW
Reset																	0	0

Bit(s)	Mnemonic	Name	Description
1	i2c3_mode_enable	i2c3_mode_enable	
0	i2c2_mode_enable	i2c2_mode_enable	

10003420 PERI DVFS0 Peri DVFS0 TX APB Async Status 00000000
TX APB AS
YNC STA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																apb_asy nc_dv fs_p roco _tx_ time r_en
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	apb_async_dv _proco_tx_time r_en	apb_async_dv _proco_tx_time r_en	

10003424 PERI DVFS1 Peri DVFS1 TX APB Async Status 00000000
TX APB AS
YNC STA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																apb_asy nc_dv fs_p roco1 _tx_ time r_en
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------



Bit(s)	Mnemonic	Name	Description
0	apb_async_dvfs _proci_tx_time r_en	apb_async_dvfs _proci_tx_time r_en	

3.2 GPIO Control

Module name: GPIO Base address: (+10005000h)

Address	Name	Width	Register Function
10005000	<u>GPIO DIR0</u>	32	GPIO Direction Control
10005010	<u>GPIO DIR1</u>	32	GPIO Direction Control
10005020	<u>GPIO DIR2</u>	32	GPIO Direction Control
10005030	<u>GPIO DIR3</u>	32	GPIO Direction Control
10005040	<u>GPIO DIR4</u>	32	GPIO Direction Control
10005050	<u>GPIO DIR5</u>	32	GPIO Direction Control
10005060	<u>GPIO DIR6</u>	32	GPIO Direction Control
10005070	<u>GPIO DIR7</u>	32	GPIO Direction Control
10005080	<u>GPIO DIR8</u>	32	GPIO Direction Control
10005004	<u>GPIO DIR0 SET</u>	32	GPIO Direction Control
10005014	<u>GPIO DIR1 SET</u>	32	GPIO Direction Control
10005024	<u>GPIO DIR2 SET</u>	32	GPIO Direction Control
10005034	<u>GPIO DIR3 SET</u>	32	GPIO Direction Control
10005044	<u>GPIO DIR4 SET</u>	32	GPIO Direction Control
10005054	<u>GPIO DIR5 SET</u>	32	GPIO Direction Control
10005064	<u>GPIO DIR6 SET</u>	32	GPIO Direction Control
10005074	<u>GPIO DIR7 SET</u>	32	GPIO Direction Control
10005084	<u>GPIO DIR8 SET</u>	32	GPIO Direction Control
10005008	<u>GPIO DIR0 CLR</u>	32	GPIO Direction Control
10005018	<u>GPIO DIR1 CLR</u>	32	GPIO Direction Control
10005028	<u>GPIO DIR2 CLR</u>	32	GPIO Direction Control
10005038	<u>GPIO DIR3 CLR</u>	32	GPIO Direction Control
10005048	<u>GPIO DIR4 CLR</u>	32	GPIO Direction Control
10005058	<u>GPIO DIR5 CLR</u>	32	GPIO Direction Control
10005068	<u>GPIO DIR6 CLR</u>	32	GPIO Direction Control
10005078	<u>GPIO DIR7 CLR</u>	32	GPIO Direction Control
10005088	<u>GPIO DIR8 CLR</u>	32	GPIO Direction Control
10005100	<u>GPIO DOUT0</u>	32	GPIO Output Data Control
10005110	<u>GPIO DOUT1</u>	32	GPIO Output Data Control
10005120	<u>GPIO DOUT2</u>	32	GPIO Output Data Control
10005130	<u>GPIO DOUT3</u>	32	GPIO Output Data Control
10005140	<u>GPIO DOUT4</u>	32	GPIO Output Data Control
10005150	<u>GPIO DOUT5</u>	32	GPIO Output Data Control
10005160	<u>GPIO DOUT6</u>	32	GPIO Output Data Control
10005170	<u>GPIO DOUT7</u>	32	GPIO Output Data Control
10005180	<u>GPIO DOUT8</u>	32	GPIO Output Data Control
10005104	<u>GPIO DOUT0 SET</u>	32	GPIO Output Data Control
10005114	<u>GPIO DOUT1 SET</u>	32	GPIO Output Data Control
10005124	<u>GPIO DOUT2 SET</u>	32	GPIO Output Data Control
10005134	<u>GPIO DOUT3 SET</u>	32	GPIO Output Data Control
10005144	<u>GPIO DOUT4 SET</u>	32	GPIO Output Data Control
10005154	<u>GPIO DOUT5 SET</u>	32	GPIO Output Data Control
10005164	<u>GPIO DOUT6 SET</u>	32	GPIO Output Data Control

Address	Name	Width	Register Function
10005174	<u>GPIO DOUT7 SET</u>	32	GPIO Output Data Control
10005184	<u>GPIO DOUT8 SET</u>	32	GPIO Output Data Control
10005108	<u>GPIO DOUT0 CLR</u>	32	GPIO Output Data Control
10005118	<u>GPIO DOUT1 CLR</u>	32	GPIO Output Data Control
10005128	<u>GPIO DOUT2 CLR</u>	32	GPIO Output Data Control
10005138	<u>GPIO DOUT3 CLR</u>	32	GPIO Output Data Control
10005148	<u>GPIO DOUT4 CLR</u>	32	GPIO Output Data Control
10005158	<u>GPIO DOUT5 CLR</u>	32	GPIO Output Data Control
10005168	<u>GPIO DOUT6 CLR</u>	32	GPIO Output Data Control
10005178	<u>GPIO DOUT7 CLR</u>	32	GPIO Output Data Control
10005188	<u>GPIO DOUT8 CLR</u>	32	GPIO Output Data Control
10005200	<u>GPIO DIN0</u>	32	GPIO Data Input Value
10005210	<u>GPIO DIN1</u>	32	GPIO Data Input Value
10005220	<u>GPIO DIN2</u>	32	GPIO Data Input Value
10005230	<u>GPIO DIN3</u>	32	GPIO Data Input Value
10005240	<u>GPIO DIN4</u>	32	GPIO Data Input Value
10005250	<u>GPIO DIN5</u>	32	GPIO Data Input Value
10005260	<u>GPIO DIN6</u>	32	GPIO Data Input Value
10005270	<u>GPIO DIN7</u>	32	GPIO Data Input Value
10005280	<u>GPIO DIN8</u>	32	GPIO Data Input Value
10005300	<u>GPIO MODE0</u>	32	GPIO Mode Control
10005310	<u>GPIO MODE1</u>	32	GPIO Mode Control
10005320	<u>GPIO MODE2</u>	32	GPIO Mode Control
10005330	<u>GPIO MODE3</u>	32	GPIO Mode Control
10005340	<u>GPIO MODE4</u>	32	GPIO Mode Control
10005350	<u>GPIO MODE5</u>	32	GPIO Mode Control
10005360	<u>GPIO MODE6</u>	32	GPIO Mode Control
10005370	<u>GPIO MODE7</u>	32	GPIO Mode Control
10005380	<u>GPIO MODE8</u>	32	GPIO Mode Control
10005390	<u>GPIO MODE9</u>	32	GPIO Mode Control
100053A0	<u>GPIO MODE10</u>	32	GPIO Mode Control
100053B0	<u>GPIO MODE11</u>	32	GPIO Mode Control
100053C0	<u>GPIO MODE12</u>	32	GPIO Mode Control
100053D0	<u>GPIO MODE13</u>	32	GPIO Mode Control
100053E0	<u>GPIO MODE14</u>	32	GPIO Mode Control
100053F0	<u>GPIO MODE15</u>	32	GPIO Mode Control
10005400	<u>GPIO MODE16</u>	32	GPIO Mode Control
10005410	<u>GPIO MODE17</u>	32	GPIO Mode Control
10005420	<u>GPIO MODE18</u>	32	GPIO Mode Control
10005430	<u>GPIO MODE19</u>	32	GPIO Mode Control
10005440	<u>GPIO MODE20</u>	32	GPIO Mode Control
10005450	<u>GPIO MODE21</u>	32	GPIO Mode Control
10005460	<u>GPIO MODE22</u>	32	GPIO Mode Control
10005470	<u>GPIO MODE23</u>	32	GPIO Mode Control
10005480	<u>GPIO MODE24</u>	32	GPIO Mode Control
10005490	<u>GPIO MODE25</u>	32	GPIO Mode Control

Address	Name	Width	Register Function
100054A0	<u>GPIO_MODE26</u>	32	GPIO Mode Control
100054B0	<u>GPIO_MODE27</u>	32	GPIO Mode Control
100054C0	<u>GPIO_MODE28</u>	32	GPIO Mode Control
100054D0	<u>GPIO_MODE29</u>	32	GPIO Mode Control
100054E0	<u>GPIO_MODE30</u>	32	GPIO Mode Control
100054F0	<u>GPIO_MODE31</u>	32	GPIO Mode Control
10005500	<u>GPIO_MODE32</u>	32	GPIO Mode Control
10005304	<u>GPIO_MODE0 SET</u>	32	GPIO Mode Control
10005314	<u>GPIO_MODE1 SET</u>	32	GPIO Mode Control
10005324	<u>GPIO_MODE2 SET</u>	32	GPIO Mode Control
10005334	<u>GPIO_MODE3 SET</u>	32	GPIO Mode Control
10005344	<u>GPIO_MODE4 SET</u>	32	GPIO Mode Control
10005354	<u>GPIO_MODE5 SET</u>	32	GPIO Mode Control
10005364	<u>GPIO_MODE6 SET</u>	32	GPIO Mode Control
10005374	<u>GPIO_MODE7 SET</u>	32	GPIO Mode Control
10005384	<u>GPIO_MODE8 SET</u>	32	GPIO Mode Control
10005394	<u>GPIO_MODE9 SET</u>	32	GPIO Mode Control
100053A4	<u>GPIO_MODE10 SET</u>	32	GPIO Mode Control
100053B4	<u>GPIO_MODE11 SET</u>	32	GPIO Mode Control
100053C4	<u>GPIO_MODE12 SET</u>	32	GPIO Mode Control
100053D4	<u>GPIO_MODE13 SET</u>	32	GPIO Mode Control
100053E4	<u>GPIO_MODE14 SET</u>	32	GPIO Mode Control
100053F4	<u>GPIO_MODE15 SET</u>	32	GPIO Mode Control
10005404	<u>GPIO_MODE16 SET</u>	32	GPIO Mode Control
10005414	<u>GPIO_MODE17 SET</u>	32	GPIO Mode Control
10005424	<u>GPIO_MODE18 SET</u>	32	GPIO Mode Control
10005434	<u>GPIO_MODE19 SET</u>	32	GPIO Mode Control
10005444	<u>GPIO_MODE20 SET</u>	32	GPIO Mode Control
10005454	<u>GPIO_MODE21 SET</u>	32	GPIO Mode Control
10005464	<u>GPIO_MODE22 SET</u>	32	GPIO Mode Control
10005474	<u>GPIO_MODE23 SET</u>	32	GPIO Mode Control
10005484	<u>GPIO_MODE24 SET</u>	32	GPIO Mode Control
10005494	<u>GPIO_MODE25 SET</u>	32	GPIO Mode Control
100054A4	<u>GPIO_MODE26 SET</u>	32	GPIO Mode Control
100054B4	<u>GPIO_MODE27 SET</u>	32	GPIO Mode Control
100054C4	<u>GPIO_MODE28 SET</u>	32	GPIO Mode Control
100054D4	<u>GPIO_MODE29 SET</u>	32	GPIO Mode Control
100054E4	<u>GPIO_MODE30 SET</u>	32	GPIO Mode Control
100054F4	<u>GPIO_MODE31 SET</u>	32	GPIO Mode Control
10005504	<u>GPIO_MODE32 SET</u>	32	GPIO Mode Control
10005308	<u>GPIO_MODE0 CLR</u>	32	GPIO Mode Control
10005318	<u>GPIO_MODE1 CLR</u>	32	GPIO Mode Control
10005328	<u>GPIO_MODE2 CLR</u>	32	GPIO Mode Control
10005338	<u>GPIO_MODE3 CLR</u>	32	GPIO Mode Control
10005348	<u>GPIO_MODE4 CLR</u>	32	GPIO Mode Control
10005358	<u>GPIO_MODE5 CLR</u>	32	GPIO Mode Control

Address	Name	Width	Register Function
10005368	<u>GPIO MODE6 CLR</u>	32	GPIO Mode Control
10005378	<u>GPIO MODE7 CLR</u>	32	GPIO Mode Control
10005388	<u>GPIO MODE8 CLR</u>	32	GPIO Mode Control
10005398	<u>GPIO MODE9 CLR</u>	32	GPIO Mode Control
100053A8	<u>GPIO MODE10 CLR</u>	32	GPIO Mode Control
100053B8	<u>GPIO MODE11 CLR</u>	32	GPIO Mode Control
100053C8	<u>GPIO MODE12 CLR</u>	32	GPIO Mode Control
100053D8	<u>GPIO MODE13 CLR</u>	32	GPIO Mode Control
100053E8	<u>GPIO MODE14 CLR</u>	32	GPIO Mode Control
100053F8	<u>GPIO MODE15 CLR</u>	32	GPIO Mode Control
10005408	<u>GPIO MODE16 CLR</u>	32	GPIO Mode Control
10005418	<u>GPIO MODE17 CLR</u>	32	GPIO Mode Control
10005428	<u>GPIO MODE18 CLR</u>	32	GPIO Mode Control
10005438	<u>GPIO MODE19 CLR</u>	32	GPIO Mode Control
10005448	<u>GPIO MODE20 CLR</u>	32	GPIO Mode Control
10005458	<u>GPIO MODE21 CLR</u>	32	GPIO Mode Control
10005468	<u>GPIO MODE22 CLR</u>	32	GPIO Mode Control
10005478	<u>GPIO MODE23 CLR</u>	32	GPIO Mode Control
10005488	<u>GPIO MODE24 CLR</u>	32	GPIO Mode Control
10005498	<u>GPIO MODE25 CLR</u>	32	GPIO Mode Control
100054A8	<u>GPIO MODE26 CLR</u>	32	GPIO Mode Control
100054B8	<u>GPIO MODE27 CLR</u>	32	GPIO Mode Control
100054C8	<u>GPIO MODE28 CLR</u>	32	GPIO Mode Control
100054D8	<u>GPIO MODE29 CLR</u>	32	GPIO Mode Control
100054E8	<u>GPIO MODE30 CLR</u>	32	GPIO Mode Control
100054F8	<u>GPIO MODE31 CLR</u>	32	GPIO Mode Control
10005508	<u>GPIO MODE32 CLR</u>	32	GPIO Mode Control
1000530C	<u>GPIO MODE0 MOD</u>	32	GPIO Mode Control
1000531C	<u>GPIO MODE1 MOD</u>	32	GPIO Mode Control
1000532C	<u>GPIO MODE2 MOD</u>	32	GPIO Mode Control
1000533C	<u>GPIO MODE3 MOD</u>	32	GPIO Mode Control
1000534C	<u>GPIO MODE4 MOD</u>	32	GPIO Mode Control
1000535C	<u>GPIO MODE5 MOD</u>	32	GPIO Mode Control
1000536C	<u>GPIO MODE6 MOD</u>	32	GPIO Mode Control
1000537C	<u>GPIO MODE7 MOD</u>	32	GPIO Mode Control
1000538C	<u>GPIO MODE8 MOD</u>	32	GPIO Mode Control
1000539C	<u>GPIO MODE9 MOD</u>	32	GPIO Mode Control
100053AC	<u>GPIO MODE10 MOD</u>	32	GPIO Mode Control
100053BC	<u>GPIO MODE11 MOD</u>	32	GPIO Mode Control
100053CC	<u>GPIO MODE12 MOD</u>	32	GPIO Mode Control
100053DC	<u>GPIO MODE13 MOD</u>	32	GPIO Mode Control
100053EC	<u>GPIO MODE14 MOD</u>	32	GPIO Mode Control
100053FC	<u>GPIO MODE15 MOD</u>	32	GPIO Mode Control

Address	Name	Width	Register Function
	<u>D</u>		
1000540C	<u>GPIO_MODE16 MO D</u>	32	GPIO Mode Control
1000541C	<u>GPIO_MODE17 MO D</u>	32	GPIO Mode Control
1000542C	<u>GPIO_MODE18 MO D</u>	32	GPIO Mode Control
1000543C	<u>GPIO_MODE19 MO D</u>	32	GPIO Mode Control
1000544C	<u>GPIO_MODE20 MO D</u>	32	GPIO Mode Control
1000545C	<u>GPIO_MODE21 MO D</u>	32	GPIO Mode Control
1000546C	<u>GPIO_MODE22 MO D</u>	32	GPIO Mode Control
1000547C	<u>GPIO_MODE23 MO D</u>	32	GPIO Mode Control
1000548C	<u>GPIO_MODE24 MO D</u>	32	GPIO Mode Control
1000549C	<u>GPIO_MODE25 MO D</u>	32	GPIO Mode Control
100054AC	<u>GPIO_MODE26 MO D</u>	32	GPIO Mode Control
100054BC	<u>GPIO_MODE27 MO D</u>	32	GPIO Mode Control
100054CC	<u>GPIO_MODE28 MO D</u>	32	GPIO Mode Control
100054DC	<u>GPIO_MODE29 MO D</u>	32	GPIO Mode Control
100054EC	<u>GPIO_MODE30 MO D</u>	32	GPIO Mode Control
100054FC	<u>GPIO_MODE31 MO D</u>	32	GPIO Mode Control
1000550C	<u>GPIO_MODE32 MO D</u>	32	GPIO Mode Control
10005600	<u>MISC</u>	32	GPIO Related Misc Control
10005604	<u>MISC SET</u>	32	GPIO Related Misc Control
10005608	<u>MISC CLR</u>	32	GPIO Related Misc Control

10005000 <u>GPIO DIR0</u>		<u>GPIO Direction Control</u>														00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	CFG0																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CFG0																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31:0		CFG0	GPIO_DIR for GPIO 31~0

Bit(s)	Mnemonic	Name	Description
			[31:0] for GPIO31~0 0: GPIO as input 1: GPIO as output

10005010 GPIO_DIR1 **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG1	GPIO_DIR for GPIO 63~32 [31:0] for GPIO63~32 0: GPIO as input 1: GPIO as output

10005020 GPIO_DIR2 **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG2	GPIO_DIR for GPIO 95~64 [31:0] for GPIO95~64 0: GPIO as input 1: GPIO as output

10005030 GPIO_DIR3 **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
31:0		CFG3	GPIO_DIR for GPIO 127~96 [31:0] for GPIO127~96 0: GPIO as input 1: GPIO as output

10005040 GPIO_DIR4 **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG4	GPIO_DIR for GPIO 159~128 [31:0] for GPIO159~128 0: GPIO as input 1: GPIO as output

10005050 GPIO_DIR5 **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG5	GPIO_DIR for GPIO 191~160 [31:0] for GPIO191~160 0: GPIO as input 1: GPIO as output

10005060 GPIO_DIR6 **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG6	GPIO_DIR for GPIO 223~192 [31:0] for GPIO223~192 0: GPIO as input 1: GPIO as output

10005070 GPIO_DIR7 **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG7	GPIO_DIR for GPIO 255~224 [31:0] for GPIO255~224 0: GPIO as input 1: GPIO as output

10005080 GPIO_DIR8 **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											CFG8					
Type											RW					
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		CFG8	GPIO_DIR for GPIO 261~256 [5:0] for GPIO261~256 0: GPIO as input 1: GPIO as output

10005004 GPIO_DIRo SET **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFGo															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFGo															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG0	Bitwise SET operation of GPIO_DIR0 [31:0] for GPIO31~0 0: Keep 1: SET bits

10005014 GPIO_DIR1 **GPIO Direction Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG1	Bitwise SET operation of GPIO_DIR1 [31:0] for GPIO63~32 0: Keep 1: SET bits

10005024 GPIO_DIR2 **GPIO Direction Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG2	Bitwise SET operation of GPIO_DIR2 [31:0] for GPIO95~64 0: Keep 1: SET bits

10005034 GPIO_DIR3 **GPIO Direction Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	CFG3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG3	Bitwise SET operation of GPIO_DIR3 [31:0] for GPIO127~96 0: Keep 1: SET bits

10005044 GPIO_DIR4 **GPIO Direction Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG4	Bitwise SET operation of GPIO_DIR4 [31:0] for GPIO159~128 0: Keep 1: SET bits

10005054 GPIO_DIR5 **GPIO Direction Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG5	Bitwise SET operation of GPIO_DIR5 [31:0] for GPIO191~160 0: Keep 1: SET bits

10005064 GPIO_DIR6 **GPIO Direction Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG6															

Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG6	Bitwise SET operation of GPIO_DIR6 [31:0] for GPIO223~192 0: Keep 1: SET bits

10005074 GPIO_DIR7 **GPIO Direction Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG7															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG7															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG7	Bitwise SET operation of GPIO_DIR7 [31:0] for GPIO255~224 0: Keep 1: SET bits

10005084 GPIO_DIR8 **GPIO Direction Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											CFG8					
Type											WO					
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		CFG8	Bitwise SET operation of GPIO_DIR8 [5:0] for GPIO258~256 0: Keep 1: SET bits

10005008 GPIO DIR0 **GPIO Direction Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG0	Bitwise CLR operation of GPIO_DIR0 [31:0] for GPIO31~0 0: Keep 1: CLR bits

10005018 GPIO DIR1 **GPIO Direction Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG1	Bitwise CLR operation of GPIO_DIR1 [31:0] for GPIO63~32 0: Keep 1: CLR bits

10005028 GPIO DIR2 **GPIO Direction Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG2	Bitwise CLR operation of GPIO_DIR2 [31:0] for GPIO95~64 0: Keep 1: CLR bits

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10005038 GPIO_DIR3 **GPIO Direction Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG3	Bitwise CLR operation of GPIO_DIR3 [31:0] for GPIO127~96 0: Keep 1: CLR bits

10005048 GPIO_DIR4 **GPIO Direction Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG4	Bitwise CLR operation of GPIO_DIR4 [31:0] for GPIO159~128 0: Keep 1: CLR bits

10005058 GPIO_DIR5 **GPIO Direction Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
31:0		CFG5	Bitwise CLR operation of GPIO_DIR5 [31:0] for GPIO191~160 0: Keep 1: CLR bits

10005068 GPIO_DIR6 CLR **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG6	Bitwise CLR operation of GPIO_DIR6 [31:0] for GPIO223~192 0: Keep 1: CLR bits

10005078 GPIO_DIR7 CLR **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG7															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG7															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG7	Bitwise CLR operation of GPIO_DIR7 [31:0] for GPIO255~224 0: Keep 1: CLR bits

10005088 GPIO_DIRS CLR **GPIO Direction Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CFG8

Type											WO						
Reset												0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		CFG8	Bitwise CLR operation of GPIO_DIR8 [31:0] for GPIO261~256 0: Keep 1: CLR bits

10005100 GPIO_DOUT0 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	CFG0																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CFG0																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG0	GPIO_DOUT for GPIO 31~0 [31:0] for GPIO31~0 0: GPIO output LO 1: GPIO output HI

10005110 GPIO_DOUT1 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	CFG1																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CFG1																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG1	GPIO_DOUT for GPIO 63~32 [31:0] for GPIO63~32 0: GPIO output LO 1: GPIO output HI

10005120 GPIO_DOUT2 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	CFG2																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CFG2																

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG2	GPIO_DOUT for GPIO 95~64 [31:0] for GPIO95~64 0: GPIO output LO 1: GPIO output HI

10005130 GPIO_DOUT3 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG3	GPIO_DOUT for GPIO 127~96 [31:0] for GPIO127~96 0: GPIO output LO 1: GPIO output HI

10005140 GPIO_DOUT4 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG4	GPIO_DOUT for GPIO 159~128 [31:0] for GPIO159~128 0: GPIO output LO 1: GPIO output HI

10005150 GPIO_DOUT5 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG5															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG5	GPIO_DOUT for GPIO 191~160 [31:0] for GPIO191~160 0: GPIO output LO 1: GPIO output HI

10005160 GPIO_DOUT6 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG6	GPIO_DOUT for GPIO 223~192 [31:0] for GPIO223~192 0: GPIO output LO 1: GPIO output HI

10005170 GPIO_DOUT7 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG7	GPIO_DOUT for GPIO 255~224 [31:0] for GPIO255~224 0: GPIO output LO 1: GPIO output HI

10005180 GPIO_DOUT8 GPIO Output Data Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																

CFG8

Type											RW						
Reset												0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		CFG8	GPIO_DOUT for GPIO 261~256 [5:0] for GPIO261~256 0: GPIO output LO 1: GPIO output HI

10005104 GPIO_DOUT0 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG0	Bitwise SET operation of GPIO_DOUT0 [31:0] for GPIO31~0 0: Keep 1: SET bits

10005114 GPIO_DOUT1 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG1	Bitwise SET operation of GPIO_DOUT1 [31:0] for GPIO63~32 0: Keep 1: SET bits

10005124 GPIO_DOUT2 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG2															
Type	WO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG2	Bitwise SET operation of GPIO_DOUT2 [31:0] for GPIO95~64 0: Keep 1: SET bits

10005134 GPIO_DOUT3 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG3	Bitwise SET operation of GPIO_DOUT3 [31:0] for GPIO127~96 0: Keep 1: SET bits

10005144 GPIO_DOUT4 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG4	Bitwise SET operation of GPIO_DOUT4 [31:0] for GPIO159~128 0: Keep 1: SET bits

10005154 GPIO_DOUT5 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG5	Bitwise SET operation of GPIO_DOUT5 [31:0] for GPIO191~160 0: Keep 1: SET bits

10005164 GPIO_DOUT6 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG6	Bitwise SET operation of GPIO_DOUT6 [31:0] for GPIO223~192 0: Keep 1: SET bits

10005174 GPIO_DOUT7 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG7															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG7															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG7	Bitwise SET operation of GPIO_DOUT7 [31:0] for GPIO255~224 0: Keep 1: SET bits

10005184 GPIO_DOUT8 **GPIO Output Data Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG8															
Type	WO															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG8															
Type	WO															
Reset	0															

Bit(s)	Mnemonic	Name	Description
5:0		CFG8	Bitwise SET operation of GPIO_DOUT8 [5:0] for GPIO261~256 0: Keep 1: SET bits

10005108 GPIO_DOUT0 **GPIO Output Data Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG0															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG0	Bitwise CLR operation of GPIO_DOUT0 [31:0] for GPIO31~0 0: Keep 1: CLR bits

10005118 GPIO_DOUT1 **GPIO Output Data Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG1															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG1	Bitwise CLR operation of GPIO_DOUT1 [31:0] for GPIO63~32 0: Keep

Bit(s)	Mnemonic	Name	Description
1: CLR bits			

10005128 GPIO_DOUT2 CLR **GPIO Output Data Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG2															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG2	Bitwise CLR operation of GPIO_DOUT2 [31:0] for GPIO95~64 0: Keep 1: CLR bits

10005138 GPIO_DOUT3 CLR **GPIO Output Data Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG3															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG3	Bitwise CLR operation of GPIO_DOUT3 [31:0] for GPIO127~96 0: Keep 1: CLR bits

10005148 GPIO_DOUT4 CLR **GPIO Output Data Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG4															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG4	Bitwise CLR operation of GPIO_DOUT4 [31:0] for GPIO159~128 0: Keep 1: CLR bits

10005158 GPIO_DOUT5 CLR **GPIO Output Data Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG5															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG5	Bitwise CLR operation of GPIO_DOUT5 [31:0] for GPIO191~160 0: Keep 1: CLR bits

10005168 GPIO_DOUT6 CLR **GPIO Output Data Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG6															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG6	Bitwise CLR operation of GPIO_DOUT6 [31:0] for GPIO223~192 0: Keep 1: CLR bits

10005178 GPIO_DOUT7 CLR **GPIO Output Data Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CFG7															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG7															

Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		CFG7	Bitwise CLR operation of GPIO_DOUT7 [31:0] for GPIO255~224 0: Keep 1: CLR bits

10005188 GPIO_DOUT8 CLR **GPIO Output Data Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											CFG8					
Type											WO					
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		CFG8	Bitwise CLR operation of GPIO_DOUT8 [5:0] for GPIO261~256 0: Keep 1: CLR bits

10005200 GPIO_DIN0 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA0															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA0															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DATA0	GPIO_DIN for GPIO 31~0 [31:0] value of GPIO31~0

10005210 GPIO_DIN1 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA1															

Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DATA1	GPIO_DIN for GPIO 63~32 [31:0] value of GPIO63~32

10005220 GPIO_DIN2 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA2															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA2															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DATA2	GPIO_DIN for GPIO 95~64 [31:0] value of GPIO95~64

10005230 GPIO_DIN3 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA3															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA3															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DATA3	GPIO_DIN for GPIO 127~96 [31:0] value of GPIO127~96

10005240 GPIO_DIN4 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA4															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA4															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DATA4	GPIO_DIN for GPIO 159~128 [31:0] value of GPIO159~128

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10005250 GPIO_DIN5 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA5															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA5															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DATA5	GPIO_DIN for GPIO 191~160 [31:0] value of GPIO191~160

10005260 GPIO_DIN6 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA6															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA6															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DATA6	GPIO_DIN for GPIO 223~192 [31:0] value of GPIO223~192

10005270 GPIO_DIN7 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DATA7															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA7															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DATA7	GPIO_DIN for GPIO 255~224 [31:0] value of GPIO255~224

10005280 GPIO_DIN8 **GPIO Data Input Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											DATA8					
Type											RU					
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		DATA8	GPIO_DIN for GPIO 261~256 [5:0] value of GPIO261~256

10005300 GPIO_MODE0 **GPIO Mode Control** **11111111**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 7					GPIO 6					GPIO5					GPIO4			
Type	RW					RW					RW					RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO3					GPIO2					GPIO1					GPIO0			
Type	RW					RW					RW					RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Aux mode of RDN1 000: GPI7_x000D_ 001: CSIoB_LoN_ToB
26:24		GPIO6	Aux mode of RDP1 000: GPI6_x000D_ 001: CSIoB_LoP_ToA
22:20		GPIO5	Aux mode of RCN 000: GPI5_x000D_ 001: CSIoA_L2N_T1C
18:16		GPIO4	Aux mode of RCP 000: GPI4_x000D_ 001: CSIoA_L2P_T1B
14:12		GPIO3	Aux mode of RDNo 000: GPI3_x000D_ 001: CSIoA_L1N_T1A
10:8		GPIO2	Aux mode of RDPo 000: GPI2_x000D_ 001: CSIoA_L1P_ToC
6:4		GPIO1	Aux mode of RDN2 000: GPI1_x000D_ 001: CSIoA_LoN_ToB
2:0		GPIO0	Aux mode of RDP2 000: GPIO_x000D_ 001: CSIoA_LoP_ToA

10005310 GPIO_MODE1 **GPIO Mode Control** **11111111**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 15				GPIO 14				GPIO13				GPIO12			
Type	RW				RW				RW				RW			
Reset	0	0	1		0	0	1		0	0	1		0	0	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO11				GPIO10				GPIO9				GPIO8			
Type	RW				RW				RW				RW			
Reset	0	0	1		0	0	1		0	0	1		0	0	1	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO15	Aux mode of RCN_A 000: GPI15_x000D_ 001: CSI1A_L2N_T1C
26:24		GPIO14	Aux mode of RCP_A 000: GPI14_x000D_ 001: CSI1A_L2P_T1B
22:20		GPIO13	Aux mode of RDNo_A 000: GPI13_x000D_ 001: CSI1A_L1N_T1A
18:16		GPIO12	Aux mode of RDPo_A 000: GPI12_x000D_ 001: CSI1A_L1P_ToC
14:12		GPIO11	Aux mode of RDN2_A 000: GPI11_x000D_ 001: CSI1A_LoN_ToB
10:8		GPIO10	Aux mode of RDP2_A 000: GPI10_x000D_ 001: CSI1A_LoP_ToA
6:4		GPIO9	Aux mode of RDN3 000: GPI9_x000D_ 001: CSIoB_L1N_T1A
2:0		GPIO8	Aux mode of RDP3 000: GPI8_x000D_ 001: CSIoB_L1P_ToC

10005320 GPIO_MODE2 **GPIO Mode Control** **11111111**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 23				GPIO 22				GPIO21				GPIO20			
Type	RW				RW				RW				RW			
Reset	0	0	1		0	0	1		0	0	1		0	0	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO19				GPIO18				GPIO17				GPIO16			
Type	RW				RW				RW				RW			
Reset	0	0	1		0	0	1		0	0	1		0	0	1	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO23	Aux mode of RDNo_B 000: GPI23_x000D_ 001: CSI2_LoN_ToB
26:24		GPIO22	Aux mode of RDPo_B 000: GPI22_x000D_

Bit(s)	Mnemonic	Name	Description
22:20		GPIO21	001: CSI2_LoP_ToA Aux mode of RDN1_C 000: GPI21_x000D_
18:16		GPIO20	001: CSI1B_L2N_T1C Aux mode of RDP1_C 000: GPI20_x000D_
14:12		GPIO19	001: CSI1B_L2P_T1B Aux mode of RDN3_A 000: GPI19_x000D_
10:8		GPIO18	001: CSI1B_L1N_T1A Aux mode of RDP3_A 000: GPI18_x000D_
6:4		GPIO17	001: CSI1B_L1P_ToC Aux mode of RDN1_A 000: GPI17_x000D_
2:0		GPIO16	001: CSI1B_LoN_ToB Aux mode of RDP1_A 000: GPI16_x000D_ 001: CSI1B_LoP_ToA

10005330 GPIO_MODE3					GPIO Mode Control								00001111				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	GPIO 31					GPIO 30				GPIO29				GPIO28			
Type	RW					RW				RW				RW			
Reset		0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO27					GPIO26				GPIO25				GPIO24			
Type	RW					RW				RW				RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO31	Aux mode of CAM_CLK1 000: GPIO31_x000D_ 001: CMMCLK1_x000D_ 111: MD_CLKM1
26:24		GPIO30	Aux mode of CAM_CLKo 000: GPIO30_x000D_ 001: CMMCLKo_x000D_ 111: MD_CLKMo
22:20		GPIO29	Aux mode of CAM_PDN1 000: GPIO29_x000D_ 001: SPI5_MI_A_x000D_ 010: DAP_SIB1_SWD_x000D_ 011: UDI_TMS_x000D_ 100: SCP_JTAG_TMS_x000D_ 101: CONN_MCU_TMS_x000D_ 110: CONN_MCU_AICE_TMSC_x000D_ 111: C2K_DM_OTMS
18:16		GPIO28	Aux mode of CAM_PDNo 000: GPIO28_x000D_ 001: SPI5_CLK_A_x000D_

Bit(s)	Mnemonic	Name	Description
			010: IRTX_OUT_x000D_ 011: UDI_TDO_x000D_ 100: SCP_JTAG_TDO_x000D_ 101: CONN_MCU_TDO_x000D_ 110: PWM_A_x000D_ 111: C2K_DM_OTDO
14:12		GPIO27	Aux mode of RDN1_B 000: GPI27_x000D_ 001: CSI2_L2N_T1C
10:8		GPIO26	Aux mode of RDP1_B 000: GPI26_x000D_ 001: CSI2_L2P_T1B
6:4		GPIO25	Aux mode of RCN_B 000: GPI25_x000D_ 001: CSI2_L1N_T1A
2:0		GPIO24	Aux mode of RCP_B 000: GPI24_x000D_ 001: CSI2_L1P_ToC

10005340 GPIO_MODE4 **GPIO Mode Control** **01100000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 39				GPIO 38				GPIO37				GPIO36			
Type	RW				RW				RW				RW			
Reset	0	0	0		0	0	1		0	0	1		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO35				GPIO34				GPIO33				GPIO32			
Type	RW				RW				RW				RW			
Reset	0	0	0		0	0	0		0	0	0		0	0	0	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO39	Aux mode of DPI_Do 000: GPIO39_x000D_ 001: DPI_Do_x000D_ 010: SPI1_CLK_A_x000D_ 011: PCMo_SYNC_x000D_ 100: I2So_LRCK_x000D_ 101: CONN_MCU_TRST_B_x000D_ 110: URXD3_x000D_ 111: C2K_NTRST
26:24		GPIO38	Aux mode of SDAo 000: GPIO38_x000D_ 001: SDAo_o
22:20		GPIO37	Aux mode of SCLo 000: GPIO37_x000D_ 001: SCLo_o
18:16		GPIO36	Aux mode of CAM_CLK2 000: GPIO36_x000D_ 001: CMMCLK2_x000D_ 010: CLKM2_x000D_ 011: MD_UTXD1_x000D_ 100: PTA_TXD_x000D_

Bit(s)	Mnemonic	Name	Description
14:12		GPIO35	101: CONN_MCU_DBGI_N_x000D_ 110: PWM_C_x000D_ 111: EXT_FRAME_SYNC Aux mode of CAM_RST2 000: GPIO35_x000D_ 001: CMMCLK3_x000D_ 010: CLKM1_x000D_ 011: MD_URXD1_x000D_ 100: PTA_RXD_x000D_ 101: CONN_MCU_DBGACK_N_x000D_ 110: PWM_B_x000D_ 111: PCC_PPC_IO
10:8		GPIO34	Aux mode of CAM_PDN2 000: GPIO34_x000D_ 001: CMFLASH_x000D_ 010: CLKM0_x000D_ 011: UDI_NTRST_x000D_ 100: SCP_JTAG_TRSTN_x000D_ 101: CONN_MCU_TRST_B_x000D_ 110: MD_UTXDo_x000D_ 111: C2K_DM_JTINTP
6:4		GPIO33	Aux mode of CAM_RST1 000: GPIO33_x000D_ 001: SPI5_MO_A_x000D_ 010: CMFLASH_x000D_ 011: UDI_TDI_x000D_ 100: SCP_JTAG_TDI_x000D_ 101: CONN_MCU_TDI_x000D_ 110: MD_URXDo_x000D_ 111: C2K_DM_OTDI
2:0		GPIO32	Aux mode of CAM_RST0 000: GPIO32_x000D_ 001: SPI5_CS_A_x000D_ 010: DAP_SIB1_SWCK_x000D_ 011: UDI_TCK_XI_x000D_ 100: SCP_JTAG_TCK_x000D_ 101: CONN_MCU_TCK_x000D_ 110: CONN_MCU_AICE_TCKC_x000D_ 111: C2K_DM_OTCK

10005350 GPIO_MODE5 GPIO Mode Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		GPIO 47					GPIO 46				GPIO45				GPIO44		
Type		RW					RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		GPIO43					GPIO42				GPIO41				GPIO40		
Type		RW					RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	0		0	0	0	

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
30:28		GPIO47	Aux mode of DPI_D8 000: GPIO47_x000D_ 001: DPI_D8_x000D_ 010: CLKMo_x000D_ 011: PCM1_DO1_x000D_ 100: I2So_MCK_x000D_ 101: ANT_SEL1_x000D_ 110: PTA_RXD_x000D_ 111: C2K_URXDo
26:24		GPIO46	Aux mode of DPI_D7 000: GPIO46_x000D_ 001: DPI_D7_x000D_ 010: SPI2_MO_A_x000D_ 011: PCM1_D0o_x000D_ 100: I2S1_DO_x000D_ 101: ANT_SELo_x000D_ 110: MD_UTXDo
22:20		GPIO45	Aux mode of DPI_D6 000: GPIO45_x000D_ 001: DPI_D6_x000D_ 010: SPI2_CS_A_x000D_ 011: PCM1_DI_x000D_ 100: I2S2_DI_x000D_ 101: CONN_MCU_DBGI_N_x000D_ 110: MD_URXDo
18:16		GPIO44	Aux mode of DPI_D5 000: GPIO44_x000D_ 001: DPI_D5_x000D_ 010: SPI2_MI_A_x000D_ 011: PCM1_CLK_x000D_ 100: I2S2_BCK_x000D_ 101: CONN_MCU_TCK_x000D_ 110: CONN_MCU_AICE_TCKC_x000D_ 111: C2K_RTCK
14:12		GPIO43	Aux mode of DPI_D4 000: GPIO43_x000D_ 001: DPI_D4_x000D_ 010: SPI2_CLK_A_x000D_ 011: PCM1_SYNC_x000D_ 100: I2S2_LRCK_x000D_ 101: CONN_MCU_TMS_x000D_ 110: CONN_MCU_AICE_TMSC_x000D_ 111: C2K_TDO
10:8		GPIO42	Aux mode of DPI_D3 000: GPIO42_x000D_ 001: DPI_D3_x000D_ 010: SPI1_MO_A_x000D_ 011: PCMo_DI_x000D_ 100: I2So_DI_x000D_ 101: CONN_MCU_TDI_x000D_ 110: UCTS3_x000D_ 111: C2K_TMS
6:4		GPIO41	Aux mode of DPI_D2 000: GPIO41_x000D_ 001: DPI_D2_x000D_

Bit(s)	Mnemonic	Name	Description
2:0		GPIO40	Aux mode of DPI_D1 010: SPI1_CS_A_x000D_ 011: PCMO_DO_x000D_ 100: I2S3_DO_x000D_ 101: CONN_MCU_DBGACK_N_x000D_ 110: URTS3_x000D_ 111: C2K_TDI Aux mode of DPI_D1 000: GPIO40_x000D_ 001: DPI_D1_x000D_ 010: SPI1_MI_A_x000D_ 011: PCMO_CLK_x000D_ 100: I2S0_BCK_x000D_ 101: CONN_MCU_TDO_x000D_ 110: UTXD3_x000D_ 111: C2K_TCK

10005360 GPIO MODE6					GPIO Mode Control								10000000				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	GPIO 55				GPIO 54				GPIO53				GPIO52				
Type	RW				RW				RW				RW				
Reset	0	0	1		0	0	0		0	0	0		0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO51				GPIO50				GPIO49				GPIO48				
Type	RW				RW				RW				RW				
Reset	0	0	0		0	0	0		0	0	0		0	0	0		

Bit(s)	Mnemonic	Name	Description
30:28		GPIO55	Aux mode of SCL1 000: GPIO55_x000D_ 001: SCL1_0
26:24		GPIO54	Aux mode of DPI_VSYNC 000: GPIO54_x000D_ 001: DPI_VSYNC_x000D_ 010: SPI4_MO_A_x000D_ 011: SPI4_MI_A_x000D_ 100: SDA1_1_x000D_ 101: PWM_A_x000D_ 110: MD_UTXD2_x000D_ 111: EXT_FRAME_SYNC
22:20		GPIO53	Aux mode of DPI_HSYNC 000: GPIO53_x000D_ 001: DPI_HSYNC_x000D_ 010: SPI4_CS_A_x000D_ 011: CMFLASH_x000D_ 100: SCL1_1_x000D_ 101: ANT_SEL7_x000D_ 110: MD_URXD2_x000D_ 111: PCC_PPC_IO
18:16		GPIO52	Aux mode of DPI_CK 000: GPIO52_x000D_ 001: DPI_CK_x000D_

Bit(s)	Mnemonic	Name	Description
14:12		GPIO51	010: SPI4_MI_A_x000D_ 011: SPI4_MO_A_x000D_ 100: SDA0_1_x000D_ 101: ANT_SEL6_x000D_ 111: C2K_URXD1 Aux mode of DPI_DE 000: GPIO51_x000D_ 001: DPI_DE_x000D_ 010: SPI4_CLK_A_x000D_ 011: IRTX_OUT_x000D_ 100: SCL0_1_x000D_ 101: ANT_SEL5_x000D_ 111: C2K_UTXD1
			10:8
6:4		GPIO49	Aux mode of DPI_D10 000: GPIO49_x000D_ 001: DPI_D10_x000D_ 010: MD_INT1_C2K_UIM1_HOT_PLUG_IN_x000D_ 011: PWM_C_x000D_ 100: IRTX_OUT_x000D_ 101: ANT_SEL3_x000D_ 110: MD_URXD1
2:0		GPIO48	Aux mode of DPI_D9 000: GPIO48_x000D_ 001: DPI_D9_x000D_ 010: CLKM1_x000D_ 011: CMFLASH_x000D_ 100: I2S2_MCK_x000D_ 101: ANT_SEL2_x000D_ 110: PTA_TXD_x000D_ 111: C2K_UTXDo

10005370 GPIO MODE7																GPIO Mode Control																00000001															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																															
Name	GPIO 63					GPIO 62					GPIO61					GPIO60																															
Type	RW					RW					RW					RW																															
Reset		0	0	0		0	0	0		0	0	0		0	0	0																															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																															
Name	GPIO59					GPIO58					GPIO57					GPIO56																															
Type	RW					RW					RW					RW																															
Reset		0	0	0		0	0	0		0	0	0		0	0	1																															

Bit(s)	Mnemonic	Name	Description
30:28		GPIO63	Aux mode of EINT2

Bit(s)	Mnemonic	Name	Description												
26:24		GPIO62	000: GPIO63_x000D_ 001: EINT2_x000D_ 010: IRTX_OUT_x000D_ 011: SPI4_MO_B_x000D_ 100: I2So_MCK_x000D_ 101: PCMo_DI_x000D_ 111: C2K_DM_EINT0 Aux mode of EINT1 000: GPIO62_x000D_ 001: EINT1_x000D_ 010: USB_DRVVBUS_x000D_ 011: SPI4_MI_B_x000D_ 100: I2So_BCK_x000D_ 101: PCMo_CLK_x000D_ 111: C2K_EINT1												
			22:20	GPIO61	Aux mode of EINT0 000: GPIO61_x000D_ 001: EINT0_x000D_ 010: IDDIG_x000D_ 011: SPI4_CLK_B_x000D_ 100: I2So_LRCK_x000D_ 101: PCMo_SYNC_x000D_ 111: C2K_EINT0										
					18:16	GPIO60	Aux mode of SPIO_CS 000: GPIO60_x000D_ 001: SPIO_CS_x000D_ 010: SDA0_2_x000D_ 011: SCL1_2_x000D_ 100: UCTS3_x000D_ 101: PCMo_DI								
							14:12	GPIO59	Aux mode of SPIO_MO 000: GPIO59_x000D_ 001: SPIO_MO_x000D_ 010: SPIO_MI_x000D_ 011: PWM_C_x000D_ 100: URTS3_x000D_ 101: PCMo_DO						
									10:8	GPIO58	Aux mode of SPIO_MI 000: GPIO58_x000D_ 001: SPIO_MI_x000D_ 010: SPIO_MO_x000D_ 011: SDA1_2_x000D_ 100: URXD3_x000D_ 101: PCMo_CLK				
											6:4	GPIO57	Aux mode of SPIO_CK 000: GPIO57_x000D_ 001: SPIO_CLK_x000D_ 010: SCL0_2_x000D_ 011: PWM_B_x000D_ 100: UTXD3_x000D_ 101: PCMo_SYNC		
													2:0	GPIO56	Aux mode of SDA1 000: GPIO56_x000D_ 001: SDA1_o

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10005380 GPIO_MODE8					GPIO Mode Control								00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 71				GPIO 70				GPIO69				GPIO68			
Type	RW				RW				RW				RW			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO67				GPIO66				GPIO65				GPIO64			
Type	RW				RW				RW				RW			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO71	Aux mode of I2So_MCK 000: GPIO71_x000D_ 001: I2So_MCK_x000D_ 010: I2S3_MCK_x000D_ 011: I2S1_MCK_x000D_ 100: I2S2_MCK_x000D_ 111: DBG_MON_A4
26:24		GPIO70	Aux mode of I2So_BCK 000: GPIO70_x000D_ 001: I2So_BCK_x000D_ 010: I2S3_BCK_x000D_ 011: I2S1_BCK_x000D_ 100: I2S2_BCK_x000D_ 111: DBG_MON_A3
22:20		GPIO69	Aux mode of I2So_LRCK 000: GPIO69_x000D_ 001: I2So_LRCK_x000D_ 010: I2S3_LRCK_x000D_ 011: I2S1_LRCK_x000D_ 100: I2S2_LRCK_x000D_ 111: DBG_MON_A2
18:16		GPIO68	Aux mode of EINT7 000: GPIO68_x000D_ 001: EINT7_x000D_ 010: CLKM3_x000D_ 011: SPI5_CS_B_x000D_ 100: I2S1_DO_x000D_ 101: PWM_D_x000D_ 111: DBG_MON_A1
14:12		GPIO67	Aux mode of EINT6 000: GPIO67_x000D_ 001: EINT6_x000D_ 010: CLKM2_x000D_ 011: SPI5_MO_B_x000D_ 100: I2S1_MCK_x000D_ 101: PWM_C_x000D_ 111: DBG_MON_A0
10:8		GPIO66	Aux mode of EINT5 000: GPIO66_x000D_

Bit(s)	Mnemonic	Name	Description
6:4		GPIO65	001: EINT5_x000D_
			010: CLKM1_x000D_
			011: SPI5_MI_B_x000D_
			100: I2S1_BCK_x000D_
			101: PWM_B_x000D_
			111: C2K_DM_EINT3
			Aux mode of EINT4
			000: GPIO65_x000D_
			001: EINT4_x000D_
			010: CLKM0_x000D_
			011: SPI5_CLK_B_x000D_
2:0		GPIO64	100: I2S1_LRCK_x000D_
			101: PWM_A_x000D_
			111: C2K_DM_EINT2
			Aux mode of EINT3
			000: GPIO64_x000D_
			001: EINT3_x000D_
			010: CMFLASH_x000D_
			011: SPI4_CS_B_x000D_
			100: I2S0_DI_x000D_
			101: PCMO_DO_x000D_
			111: C2K_DM_EINT1

10005390 GPIO_MODE9										GPIO Mode Control						11111100			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO79				GPIO78				GPIO77				GPIO76						
Type	RW				RW				RW				RW						
Reset		0	0	1		0	0	1		0	0	1		0	0	1			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO75				GPIO74				GPIO73				GPIO72						
Type	RW				RW				RW				RW						
Reset		0	0	1		0	0	1		0	0	0		0	0	0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO79	Aux mode of CONN_WB_PTA 000: GPIO79_x000D_ 001: CONN_WB_PTA_x000D_ 111: C2K_DM_EINT3
26:24		GPIO78	Aux mode of CONN_TOP_DATA 000: GPIO78_x000D_ 001: CONN_TOP_DATA_x000D_ 111: C2K_DM_EINT2
22:20		GPIO77	Aux mode of CONN_TOP_CLK 000: GPIO77_x000D_ 001: CONN_TOP_CLK_x000D_ 111: C2K_DM_EINT1
18:16		GPIO76	Aux mode of CONN_HRST_B 000: GPIO76_x000D_ 001: CONN_HRST_B_x000D_ 111: C2K_DM_EINT0
14:12		GPIO75	Aux mode of SDA3

Bit(s)	Mnemonic	Name	Description
10:8		GPIO74	Aux mode of SCL3 000: GPIO75_x000D_ 001: SDA3_o_x000D_ 111: AUXIF_ST1
6:4		GPIO73	Aux mode of I2S3_DO 000: GPIO74_x000D_ 001: SCL3_o_x000D_ 111: AUXIF_CLK1
2:0		GPIO72	Aux mode of I2S0_DI 000: GPIO73_x000D_ 001: I2S3_DO_x000D_ 010: I2S3_DO_x000D_ 011: I2S1_DO_x000D_ 100: I2S1_DO_x000D_ 111: DBG_MON_A6
			Aux mode of I2S0_DI 000: GPIO72_x000D_ 001: I2S0_DI_x000D_ 010: I2S0_DI_x000D_ 011: I2S2_DI_x000D_ 100: I2S2_DI_x000D_ 111: DBG_MON_A5

100053A0 GPIO_MODE1 **GPIO Mode Control** **00011111**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	GPIO 87					GPIO 86					GPIO85				GPIO84		
Type	RW					RW					RW				RW		
Reset		0	0	0		0	0	0		0	0	0		0	0	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO83					GPIO82					GPIO81				GPIO80		
Type	RW					RW					RW				RW		
Reset		0	0	1		0	0	1		0	0	1		0	0	1	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO87	Aux mode of EINT10 000: GPIO87_x000D_ 001: EINT10_x000D_ 010: I2S1_MCK_x000D_ 011: I2S2_MCK_x000D_ 100: URTS1_x000D_ 101: MD_URXD1_x000D_ 111: DBG_MON_A9
26:24		GPIO86	Aux mode of EINT9 000: GPIO86_x000D_ 001: EINT9_x000D_ 010: I2S1_BCK_x000D_ 011: I2S2_BCK_x000D_ 100: UTXD1_x000D_ 101: MD_UTXD0_x000D_ 111: DBG_MON_A8
22:20		GPIO85	Aux mode of EINT8 000: GPIO85_x000D_

Bit(s)	Mnemonic	Name	Description
18:16		GPIO84	001: EINT8_x000D_ 010: I2S1_LRCK_x000D_ 011: I2S2_LRCK_x000D_ 100: URXD1_x000D_ 101: MD_URXDo_x000D_ 111: DBG_MON_A7 Aux mode of CONN_BT_DATA 000: GPIO84_x000D_ 001: CONN_BT_DATA
14:12		GPIO83	Aux mode of CONN_BT_CLK 000: GPIO83_x000D_ 001: CONN_BT_CLK_x000D_ 111: MD_CLKM1
10:8		GPIO82	Aux mode of CONN_WF_CTRL2 000: GPIO82_x000D_ 001: CONN_WF_HB2_x000D_ 111: MD_CLKMo
6:4		GPIO81	Aux mode of CONN_WF_CTRL1 000: GPIO81_x000D_ 001: CONN_WF_HB1_x000D_ 111: C2K_EINT1
2:0		GPIO80	Aux mode of CONN_WF_CTRL0 000: GPIO80_x000D_ 001: CONN_WF_HBo_x000D_ 111: C2K_EINT0

100053Bo **GPIO_MODE1**

GPIO Mode Control

10000000

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name		GPIO 95					GPIO 94					GPIO93				GPIO92		
Type		RW					RW					RW				RW		
Reset		0	0	1		0	0	0		0	0	0		0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name		GPIO91					GPIO90					GPIO89				GPIO88		
Type		RW					RW					RW				RW		
Reset		0	0	0		0	0	0		0	0	0		0	0	0		

Bit(s)	Mnemonic	Name	Description
30:28		GPIO95	Aux mode of SDA2 000: GPIO95_x000D_ 001: SDA2_o_x000D_ 111: AUXIF_STo
26:24		GPIO94	Aux mode of DRVBUS 000: GPIO94_x000D_ 001: USB_DRVBUS_x000D_ 010: PWM_C_x000D_ 011: CLKM5
22:20		GPIO93	Aux mode of EINT16 000: GPIO93_x000D_ 001: EINT16_x000D_ 010: IDDIG_x000D_

Bit(s)	Mnemonic	Name	Description
18:16		GPIO92	011: CLKM4_x000D_ 100: PCM1_DO1_x000D_ 101: MD_INT2_x000D_ 111: DROP_ZONE Aux mode of EINT15 000: GPIO92_x000D_ 001: EINT15_x000D_ 010: PWM_B_x000D_ 011: CLKM3_x000D_ 100: PCM1_D0o_x000D_ 101: SCLo_3
14:12		GPIO91	Aux mode of EINT14 000: GPIO91_x000D_ 001: EINT14_x000D_ 010: PWM_A_x000D_ 011: CLKM2_x000D_ 100: PCM1_DI_x000D_ 101: SDAo_3_x000D_ 111: C2K_DM_EINT1
10:8		GPIO90	Aux mode of EINT13 000: GPIO90_x000D_ 001: EINT13_x000D_ 010: CMFLASH_x000D_ 011: CLKM1_x000D_ 100: PCM1_CLK_x000D_ 101: UCTSo_x000D_ 111: C2K_DM_EINTo
6:4		GPIO89	Aux mode of EINT12 000: GPIO89_x000D_ 001: EINT12_x000D_ 010: IRTX_OUT_x000D_ 011: CLKMo_x000D_ 100: PCM1_SYNC_x000D_ 101: URTSo_x000D_ 111: DBG_MON_A11
2:0		GPIO88	Aux mode of EINT11 000: GPIO88_x000D_ 001: EINT11_x000D_ 010: I2S1_DO_x000D_ 011: I2S2_DI_x000D_ 100: UCTS1_x000D_ 101: MD_UTXD1_x000D_ 111: DBG_MON_A10

100053Co **GPIO_MODE1**

GPIO Mode Control

11001111

2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 103				GPIO 102				GPIO101				GPIO100		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO99				GPIO98				GPIO97				GPIO96		

Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	1		0	0	1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO103	Aux mode of SRCLKENA1 000: GPIO103_x000D_ 001: SRCLKENA1
26:24		GPIO102	Aux mode of SRCLKENA0 000: GPIO102_x000D_ 001: SRCLKENA0
22:20		GPIO101	Aux mode of SRCLKENA1 000: GPIO101_x000D_ 001: SRCLKENA1
18:16		GPIO100	Aux mode of SRCLKENAI0 000: GPIO100_x000D_ 001: SRCLKENAI0
14:12		GPIO99	Aux mode of RTC32K_CK 000: GPIO99_x000D_ 001: RTC32K_CK
10:8		GPIO98	Aux mode of UTXDo 000: GPIO98_x000D_ 001: UTXDo_x000D_ 010: URXDo_x000D_ 011: MD_UTXDo_x000D_ 100: MD_UTXD1_x000D_ 101: MD_UTXD2_x000D_ 110: C2K_UTXDo_x000D_ 111: C2K_UTXD1
6:4		GPIO97	Aux mode of URXDo 000: GPIO97_x000D_ 001: URXDo_x000D_ 010: UTXDo_x000D_ 011: MD_URXDo_x000D_ 100: MD_URXD1_x000D_ 101: MD_URXD2_x000D_ 110: C2K_URXDo_x000D_ 111: C2K_URXD1
2:0		GPIO96	Aux mode of SCL2 000: GPIO96_x000D_ 001: SCL2_0_x000D_ 111: AUXIF_CLK0

100053Do GPIO_MODE1

GPIO Mode Control

00100111

3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	GPIO 111					GPIO 110					GPIO109				GPIO108		
Type	RW					RW					RW				RW		
Reset	0	0	0		0	0	0		0	0	1		0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GPIO107					GPIO106					GPIO105				GPIO104		
Type	RW					RW					RW				RW		
Reset	0	0	0		0	0	1		0	0	1		0	0	1		

Bit(s)	Mnemonic	Name	Description
30:28		GPIO111	Aux mode of KPCOL2 000: GPIO111_x000D_ 001: KPCOL2_x000D_ 010: SCL1_3_x000D_ 011: PWM_C_x000D_ 100: DISP_PWM_x000D_ 101: I2S1_MCK_x000D_ 111: C2K_DM_EINT2
26:24		GPIO110	Aux mode of KPCOL1 000: GPIO110_x000D_ 001: KPCOL1_x000D_ 010: SDA1_3_x000D_ 011: PWM_B_x000D_ 100: CLKM0_x000D_ 101: I2S1_DO_x000D_ 111: C2K_DM_EINT3
22:20		GPIO109	Aux mode of KPCOLO 000: GPIO109_x000D_ 001: KPCOLO
18:16		GPIO108	Aux mode of KPROW2 000: GPIO108_x000D_ 001: KPROW2_x000D_ 010: USB_DRVVBUS_x000D_ 011: PWM_A_x000D_ 100: CMFLASH_x000D_ 101: I2S1_LRCK_x000D_ 111: DAP_SIB1_SWCK
14:12		GPIO107	Aux mode of KPROW1 000: GPIO107_x000D_ 001: KPROW1_x000D_ 010: IDDIG_x000D_ 011: CLKM5_x000D_ 100: TP_GPIO1_AO_x000D_ 101: I2S1_BCK_x000D_ 111: DAP_SIB1_SWCK
10:8		GPIO106	Aux mode of KPROW0 000: GPIO106_x000D_ 001: KPROW0_x000D_ 010: CMFLASH_x000D_ 011: CLKM4_x000D_ 100: TP_GPIO0_AO_x000D_ 101: IRTX_OUT
6:4		GPIO105	Aux mode of WATCHDOG 000: GPIO105_x000D_ 001: WATCHDOG
2:0		GPIO104	Aux mode of SYSRSTB 000: GPIO104_x000D_ 001: SYSRSTB

100053E0 GPIO_MODE1
4

GPIO Mode Control

11111100

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 119				GPIO 118				GPIO117				GPIO116		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	1		0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO115				GPIO114				GPIO113				GPIO112		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO119	Aux mode of MSDCo_DAT5 000: GPIO119_x000D_ 001: MSDCo_DAT5
26:24		GPIO118	Aux mode of MSDCo_DAT4 000: GPIO118_x000D_ 001: MSDCo_DAT4
22:20		GPIO117	Aux mode of MSDCo_DAT3 000: GPIO117_x000D_ 001: MSDCo_DAT3
18:16		GPIO116	Aux mode of MSDCo_DAT2 000: GPIO116_x000D_ 001: MSDCo_DAT2
14:12		GPIO115	Aux mode of MSDCo_DAT1 000: GPIO115_x000D_ 001: MSDCo_DAT1
10:8		GPIO114	Aux mode of MSDCo_DAT0 000: GPIO114_x000D_ 001: MSDCo_DAT0
6:4		GPIO113	Aux mode of INT_SIM2 000: GPIO113_x000D_ 001: MD_INT0_C2K_UIM0_HOT_PLUG_IN_x000D_ 111: C2K_DM_EINT0
2:0		GPIO112	Aux mode of INT_SIM1 000: GPIO112_x000D_ 001: MD_INT1_C2K_UIM1_HOT_PLUG_IN_x000D_ 111: C2K_DM_EINT1

100053Fo **GPIO_MODE1**

GPIO Mode Control

00111111

5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 127				GPIO 126				GPIO125				GPIO124		
Type		RW				RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	1		0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO123				GPIO122				GPIO121				GPIO120		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	1		0	0	1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO127	Aux mode of SIM1_SRST 000: GPIO127_x000D_

Bit(s)	Mnemonic	Name	Description
26:24		GPIO126	001: MD1_SIM1_SRST_x000D_ 010: MD1_SIM2_SRST_x000D_ 011: C2K_UIM0_RST_x000D_ 100: C2K_UIM1_RST Aux mode of SIM1_SCLK 000: GPIO126_x000D_ 001: MD1_SIM1_SCLK_x000D_ 010: MD1_SIM2_SCLK_x000D_ 011: C2K_UIM0_CLK_x000D_ 100: C2K_UIM1_CLK
22:20		GPIO125	Aux mode of MSDCo_RSTB 000: GPIO125_x000D_ 001: MSDCo_RSTB
18:16		GPIO124	Aux mode of MSDCo_DSL 000: GPIO124_x000D_ 001: MSDCo_DSL
14:12		GPIO123	Aux mode of MSDCo_CLK 000: GPIO123_x000D_ 001: MSDCo_CLK
10:8		GPIO122	Aux mode of MSDCo_CMD 000: GPIO122_x000D_ 001: MSDCo_CMD
6:4		GPIO121	Aux mode of MSDCo_DAT7 000: GPIO121_x000D_ 001: MSDCo_DAT7
2:0		GPIO120	Aux mode of MSDCo_DAT6 000: GPIO120_x000D_ 001: MSDCo_DAT6

10005400 **GPIO_MODE1**

GPIO Mode Control

01111110

6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		GPIO 135					GPIO 134				GPIO133				GPIO132		
Type		RW					RW				RW				RW		
Reset		0	0	0		0	0	1		0	0	1		0	0	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		GPIO131					GPIO130				GPIO129				GPIO128		
Type		RW					RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	1		0	0	0	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO135	Aux mode of TDM_LRCK 000: GPIO135_x000D_ 001: TDM_LRCK_x000D_ 010: I2So_LRCK_x000D_ 011: CLKMo_x000D_ 100: PCM1_SYNC_x000D_ 101: PWM_A_x000D_ 111: DBG_MON_A12
26:24		GPIO134	Aux mode of MSDC1_CLK 000: GPIO134_x000D_

Bit(s)	Mnemonic	Name	Description
22:20		GPIO133	Aux mode of MSDC1_DAT3 001: MSDC1_CLK_x000D_ 010: CONN_DSP_JCK_x000D_ 011: LTE_JTAG_TCK_x000D_ 100: UDI_TCK_XI_x000D_ 101: C2K_TCK 000: GPIO133_x000D_ 001: MSDC1_DAT3_x000D_ 010: CONN_DSP_JINTP_x000D_ 011: LTE_JTAG_TRSTN_x000D_ 100: UDI_NTRST_x000D_ 101: C2K_NTRST
18:16		GPIO132	Aux mode of MSDC1_DAT2 000: GPIO132_x000D_ 001: MSDC1_DAT2_x000D_ 101: C2K_RTCK
14:12		GPIO131	Aux mode of MSDC1_DAT1 000: GPIO131_x000D_ 001: MSDC1_DAT1_x000D_ 010: CONN_DSP_JDO_x000D_ 011: LTE_JTAG_TDO_x000D_ 100: UDI_TDO_x000D_ 101: C2K_TDO
10:8		GPIO130	Aux mode of MSDC1_DAT0 000: GPIO130_x000D_ 001: MSDC1_DAT0_x000D_ 010: CONN_DSP_JDI_x000D_ 011: LTE_JTAG_TDI_x000D_ 100: UDI_TDI_x000D_ 101: C2K_TDI
6:4		GPIO129	Aux mode of MSDC1_CMD 000: GPIO129_x000D_ 001: MSDC1_CMD_x000D_ 010: CONN_DSP_JMS_x000D_ 011: LTE_JTAG_TMS_x000D_ 100: UDI_TMS_x000D_ 101: C2K_TMS
2:0		GPIO128	Aux mode of SIM1_SIO 000: GPIO128_x000D_ 001: MD1_SIM1_SIO_x000D_ 010: MD1_SIM2_SIO_x000D_ 011: C2K_UIM0_IO_x000D_ 100: C2K_UIM1_IO

10005410 **GPIO_MODE1**

GPIO Mode Control

11000000

7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 143				GPIO 142				GPIO141				GPIO140		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO139				GPIO138				GPIO137				GPIO136		

Type		RW				RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO143	Aux mode of PWRAP_SPIo_MO 000: GPIO143_x000D_ 001: PWRAP_SPIo_MO_x000D_ 010: PWRAP_SPIo_MI
26:24		GPIO142	Aux mode of PWRAP_SPIo_MI 000: GPIO142_x000D_ 001: PWRAP_SPIo_MI_x000D_ 010: PWRAP_SPIo_MO
22:20		GPIO141	Aux mode of TDM_DATA3 000: GPIO141_x000D_ 001: TDM_DATA3_x000D_ 010: CMFLASH_x000D_ 011: IRTX_OUT_x000D_ 100: SCL1_4_x000D_ 101: ANT_SELo_x000D_ 110: UTXD3_x000D_ 111: DBG_MON_A18
18:16		GPIO140	Aux mode of TDM_DATA2 000: GPIO140_x000D_ 001: TDM_DATA2_x000D_ 010: DISP_PWM_x000D_ 011: CLKM5_x000D_ 100: SDA1_4_x000D_ 101: ANT_SEL1_x000D_ 110: URXD3_x000D_ 111: DBG_MON_A17
14:12		GPIO139	Aux mode of TDM_DATA1 000: GPIO139_x000D_ 001: TDM_DATA1_x000D_ 010: I2S3_DO_x000D_ 011: CLKM4_x000D_ 100: PCM1_DO1_x000D_ 101: ANT_SEL2_x000D_ 110: SCL3_1_x000D_ 111: DBG_MON_A16
10:8		GPIO138	Aux mode of TDM_DATA0 000: GPIO138_x000D_ 001: TDM_DATA0_x000D_ 010: I2S0_DI_x000D_ 011: CLKM3_x000D_ 100: PCM1_DO0_x000D_ 101: PWM_C_x000D_ 110: SDA3_1_x000D_ 111: DBG_MON_A15
6:4		GPIO137	Aux mode of TDM_MCK 000: GPIO137_x000D_ 001: TDM_MCK_x000D_ 010: I2S0_MCK_x000D_ 011: CLKM2_x000D_ 100: PCM1_DI_x000D_ 101: IRTX_OUT_x000D_

Bit(s)	Mnemonic	Name	Description
2:0		GPIO136	Aux mode of TDM_BCK 111: DBG_MON_A14 000: GPIO136_x000D_ 001: TDM_BCK_x000D_ 010: I2So_BCK_x000D_ 011: CLKM1_x000D_ 100: PCM1_CLK_x000D_ 101: PWM_B_x000D_ 111: DBG_MON_A13

10005420 **GPIO_MODE1** **GPIO Mode Control** 11111111

8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	GPIO 151					GPIO 150					GPIO149					GPIO148		
Type	RW					RW					RW					RW		
Reset		0	0	1		0	0	1		0	0	1		0	0	1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	GPIO147					GPIO146					GPIO145					GPIO144		
Type	RW					RW					RW					RW		
Reset		0	0	1		0	0	1		0	0	1		0	0	1		

Bit(s)	Mnemonic	Name	Description
30:28		GPIO151	Aux mode of SCL6 000: GPIO151_x000D_ 001: SCL6_o
26:24		GPIO150	Aux mode of ANC_DAT_MOSI 000: GPIO150_x000D_ 001: ANC_DAT_MOSI
22:20		GPIO149	Aux mode of VOW_CLK_MISO 000: GPIO149_x000D_ 001: VOW_CLK_MISO
18:16		GPIO148	Aux mode of AUD_DAT_MOSI 000: GPIO148_x000D_ 001: AUD_DAT_MOSI_x000D_ 010: AUD_DAT_MISO
14:12		GPIO147	Aux mode of AUD_DAT_MISO 000: GPIO147_x000D_ 001: AUD_DAT_MISO_x000D_ 010: AUD_DAT_MOSI_x000D_ 011: VOW_DAT_MISO
10:8		GPIO146	Aux mode of AUD_CLK_MOSI 000: GPIO146_x000D_ 001: AUD_CLK_MOSI
6:4		GPIO145	Aux mode of PWRAP_SPIo_CSN 000: GPIO145_x000D_ 001: PWRAP_SPIo_CSN
2:0		GPIO144	Aux mode of PWRAP_SPIo_CK 000: GPIO144_x000D_ 001: PWRAP_SPIo_CK

10005430 GPIO_MODE1

GPIO Mode Control

11000111

9

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO159				GPIO158				GPIO157				GPIO156		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO155				GPIO154				GPIO153				GPIO152		
Type		RW				RW				RW				RW		
Reset		0	0	0		0	0	1		0	0	1		0	0	1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO159	Aux mode of TDNo 000: GPI159_x000D_ 001: MIPI_TDNo
26:24		GPIO158	Aux mode of TDPO 000: GPI158_x000D_ 001: MIPI_TDPO
22:20		GPIO157	Aux mode of SIM2_SIO 000: GPIO157_x000D_ 001: MD1_SIM2_SIO_x000D_ 010: MD1_SIM1_SIO_x000D_ 011: C2K_UIM0_IO_x000D_ 100: C2K_UIM1_IO
18:16		GPIO156	Aux mode of SIM2_SRST 000: GPIO156_x000D_ 001: MD1_SIM2_SRST_x000D_ 010: MD1_SIM1_SRST_x000D_ 011: C2K_UIM0_RST_x000D_ 100: C2K_UIM1_RST
14:12		GPIO155	Aux mode of SIM2_SCLK 000: GPIO155_x000D_ 001: MD1_SIM2_SCLK_x000D_ 010: MD1_SIM1_SCLK_x000D_ 011: C2K_UIM0_CLK_x000D_ 100: C2K_UIM1_CLK
10:8		GPIO154	Aux mode of SDA7 000: GPIO154_x000D_ 001: SDA7_0
6:4		GPIO153	Aux mode of SCL7 000: GPIO153_x000D_ 001: SCL7_0
2:0		GPIO152	Aux mode of SDA6 000: GPIO152_x000D_ 001: SDA6_0

10005440 GPIO_MODE2

GPIO Mode Control

11111111

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO167				GPIO166				GPIO165				GPIO164		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	1		0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	GPIO163			GPIO162			GPIO161			GPIO160		
Type	RW			RW			RW			RW		
Reset	0	0	1	0	0	1	0	0	1	0	0	1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO167	Aux mode of TDN3 000: GPI167_x000D_ 001: MIPI_TDN3
26:24		GPIO166	Aux mode of TDP3 000: GPI166_x000D_ 001: MIPI_TDP3
22:20		GPIO165	Aux mode of TDN2 000: GPI165_x000D_ 001: MIPI_TDN2
18:16		GPIO164	Aux mode of TDP2 000: GPI164_x000D_ 001: MIPI_TDP2
14:12		GPIO163	Aux mode of TCN 000: GPI163_x000D_ 001: MIPI_TCN
10:8		GPIO162	Aux mode of TCP 000: GPI162_x000D_ 001: MIPI_TCP
6:4		GPIO161	Aux mode of TDN1 000: GPI161_x000D_ 001: MIPI_TDN1
2:0		GPIO160	Aux mode of TDP1 000: GPI160_x000D_ 001: MIPI_TDP1

10005450 GPIO_MODE2

GPIO Mode Control

11111111

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 175				GPIO 174				GPIO173				GPIO172			
Type	RW				RW				RW				RW			
Reset	0	0	1		0	0	1		0	0	1		0	0	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO171				GPIO170				GPIO169				GPIO168			
Type	RW				RW				RW				RW			
Reset	0	0	1		0	0	1		0	0	1		0	0	1	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO175	Aux mode of TDN2_A 000: GPI175_x000D_ 001: MIPI_TDN2_A
26:24		GPIO174	Aux mode of TDP2_A 000: GPI174_x000D_ 001: MIPI_TDP2_A
22:20		GPIO173	Aux mode of TCN_A 000: GPI173_x000D_ 001: MIPI_TCN_A
18:16		GPIO172	Aux mode of TCP_A

Bit(s)	Mnemonic	Name	Description
14:12		GPIO171	000: GPI172_x000D_ 001: MIPI_TCP_A Aux mode of TDN1_A
10:8		GPIO170	000: GPI171_x000D_ 001: MIPI_TDN1_A Aux mode of TDP1_A
6:4		GPIO169	000: GPI170_x000D_ 001: MIPI_TDP1_A Aux mode of TDNo_A
2:0		GPIO168	000: GPI169_x000D_ 001: MIPI_TDNo_A Aux mode of TDPO_A
			000: GPI168_x000D_ 001: MIPI_TDPO_A

10005460 GPIO_MODE2

GPIO Mode Control

11000011

2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 183				GPIO 182				GPIO181				GPIO180		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO179				GPIO178				GPIO177				GPIO176		
Type		RW				RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	1		0	0	1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO183	Aux mode of RFICo_BSI_CK 000: GPIO183_x000D_ 001: RFICo_BSI_CK_x000D_ 010: SPM_BSI_CK_x000D_ 111: DBG_MON_B27
26:24		GPIO182	Aux mode of TESTMODE 000: GPIO182_x000D_ 001: TESTMODE
22:20		GPIO181	Aux mode of IDDIG 000: GPIO181_x000D_ 001: IDDIG_x000D_ 010: DSI_TE1_x000D_ 111: DBG_MON_A22
18:16		GPIO180	Aux mode of LCM_RST 000: GPIO180_x000D_ 001: LCM_RST_x000D_ 010: DSI_TE1_x000D_ 111: DBG_MON_A21
14:12		GPIO179	Aux mode of DSI_TE 000: GPIO179_x000D_ 001: DSI_TEO_x000D_ 111: DBG_MON_A20
10:8		GPIO178	Aux mode of DISP_PWM 000: GPIO178_x000D_

Bit(s)	Mnemonic	Name	Description
6:4		GPIO177	001: DISP_PWM_x000D_ 010: PWM_D_x000D_ 011: CLKM5_x000D_ 111: DBG_MON_A19 Aux mode of TDN3_A
2:0		GPIO176	000: GPI177_x000D_ 001: MIPI_TDN3_A Aux mode of TDP3_A 000: GPI176_x000D_ 001: MIPI_TDP3_A

10005470 **GPIO_MODE2**

GPIO Mode Control

11111111

3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name		GPIO 191					GPIO 190					GPIO189					GPIO188			
Type		RW					RW					RW					RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name		GPIO187					GPIO186					GPIO185					GPIO184			
Type		RW					RW					RW					RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1				

Bit(s)	Mnemonic	Name	Description
30:28		GPIO191	Aux mode of MISC_MIPI_DO_1 000: GPIO191_x000D_ 001: MIPI1_SDATA
26:24		GPIO190	Aux mode of MISC_MIPI_CK_1 000: GPIO190_x000D_ 001: MIPI1_SCLK
22:20		GPIO189	Aux mode of MISC_MIPI_DO_0 000: GPIO189_x000D_ 001: MIPI0_SDATA
18:16		GPIO188	Aux mode of MISC_MIPI_CK_0 000: GPIO188_x000D_ 001: MIPI0_SCLK_x000D_ 111: DBG_MON_B32
14:12		GPIO187	Aux mode of RFICo_BSI_D2 000: GPIO187_x000D_ 001: RFICo_BSI_D2_x000D_ 010: SPM_BSI_D2_x000D_ 111: DBG_MON_B31
10:8		GPIO186	Aux mode of RFICo_BSI_D1 000: GPIO186_x000D_ 001: RFICo_BSI_D1_x000D_ 010: SPM_BSI_D1_x000D_ 111: DBG_MON_B30
6:4		GPIO185	Aux mode of RFICo_BSI_Do 000: GPIO185_x000D_ 001: RFICo_BSI_Do_x000D_ 010: SPM_BSI_Do_x000D_ 111: DBG_MON_B29

Bit(s)	Mnemonic	Name	Description
2:0		GPIO184	Aux mode of RFICo_BSI_EN 000: GPIO184_x000D_ 001: RFICo_BSI_EN_x000D_ 010: SPM_BSI_EN_x000D_ 111: DBG_MON_B28

10005480 GPIO_MODE2 **GPIO Mode Control** **11111111**
4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name		GPIO 199					GPIO 198					GPIO197					GPIO196			
Type		RW					RW					RW					RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name		GPIO195					GPIO194					GPIO193					GPIO192			
Type		RW					RW					RW					RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1				

Bit(s)	Mnemonic	Name	Description
30:28		GPIO199	Aux mode of BPI_BUS11 000: GPIO199_x000D_ 001: BPI_BUS11_x000D_ 111: DBG_MON_B6
26:24		GPIO198	Aux mode of BPI_BUS10 000: GPIO198_x000D_ 001: BPI_BUS10_x000D_ 111: DBG_MON_B5
22:20		GPIO197	Aux mode of BPI_BUS9 000: GPIO197_x000D_ 001: BPI_BUS9_x000D_ 111: DBG_MON_B4
18:16		GPIO196	Aux mode of BPI_BUS8 000: GPIO196_x000D_ 001: BPI_BUS8_x000D_ 111: DBG_MON_B3
14:12		GPIO195	Aux mode of BPI_BUS7 000: GPIO195_x000D_ 001: BPI_BUS7_x000D_ 111: DBG_MON_B2
10:8		GPIO194	Aux mode of BPI_BUS6 000: GPIO194_x000D_ 001: BPI_BUS6_x000D_ 111: DBG_MON_B1
6:4		GPIO193	Aux mode of BPI_BUS5 000: GPIO193_x000D_ 001: BPI_BUS5_x000D_ 111: DBG_MON_Bo
2:0		GPIO192	Aux mode of BPI_BUS4 000: GPIO192_x000D_ 001: BPI_BUS4

10005490 GPIO_MODE2

GPIO Mode Control

22221111

5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 207				GPIO 206				GPIO205				GPIO204			
Type	RW				RW				RW				RW			
Reset	0	1	0		0	1	0		0	1	0		0	1	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO203				GPIO202				GPIO201				GPIO200			
Type	RW				RW				RW				RW			
Reset	0	0	1		0	0	1		0	0	1		0	0	1	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO207	Aux mode of BPI_BUS19_SWP1 000: GPIO207_x000D_ 001: BPI_BUS19_x000D_ 010: TX_SWAP1_x000D_ 111: DBG_MON_B14
26:24		GPIO206	Aux mode of BPI_BUS18_SWP0 000: GPIO206_x000D_ 001: BPI_BUS18_x000D_ 010: TX_SWAP0_x000D_ 111: DBG_MON_B13
22:20		GPIO205	Aux mode of BPI_BUS17_VM1 000: GPIO205_x000D_ 001: BPI_BUS17_x000D_ 010: PA_VM1_x000D_ 111: DBG_MON_B12
18:16		GPIO204	Aux mode of BPI_BUS16_VMo 000: GPIO204_x000D_ 001: BPI_BUS16_x000D_ 010: PA_VMo_x000D_ 111: DBG_MON_B11
14:12		GPIO203	Aux mode of BPI_BUS15_ANT3 000: GPIO203_x000D_ 001: BPI_BUS15_x000D_ 111: DBG_MON_B10
10:8		GPIO202	Aux mode of BPI_BUS14_ANT2 000: GPIO202_x000D_ 001: BPI_BUS14_x000D_ 111: DBG_MON_B9
6:4		GPIO201	Aux mode of BPI_BUS13_ANT1 000: GPIO201_x000D_ 001: BPI_BUS13_x000D_ 111: DBG_MON_B8
2:0		GPIO200	Aux mode of BPI_BUS12_ANT0 000: GPIO200_x000D_ 001: BPI_BUS12_x000D_ 111: DBG_MON_B7

100054A0 GPIO_MODE2

GPIO Mode Control

11112222

6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name		GPIO 215					GPIO 214					GPIO213					GPIO212			
Type		RW					RW					RW					RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1		0	0	1
Bit		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name		GPIO211					GPIO210					GPIO209					GPIO208			
Type		RW					RW					RW					RW			
Reset		0	1	0		0	1	0		0	1	0		0	1	0		0	1	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO215	Aux mode of BPI_BUS3 000: GPIO215_x000D_ 001: BPI_BUS3_x000D_ 111: DBG_MON_B22
26:24		GPIO214	Aux mode of BPI_BUS2 000: GPIO214_x000D_ 001: BPI_BUS2_x000D_ 111: DBG_MON_B21
22:20		GPIO213	Aux mode of BPI_BUS1 000: GPIO213_x000D_ 001: BPI_BUS1_x000D_ 111: DBG_MON_B20
18:16		GPIO212	Aux mode of BPI_BUS0 000: GPIO212_x000D_ 001: BPI_BUS0_x000D_ 111: DBG_MON_B19
14:12		GPIO211	Aux mode of BPI_BUS23_DET1 000: GPIO211_x000D_ 001: BPI_BUS23_x000D_ 010: DET_BPI1_x000D_ 111: DBG_MON_B18
10:8		GPIO210	Aux mode of BPI_BUS22_DET0 000: GPIO210_x000D_ 001: BPI_BUS22_x000D_ 010: DET_BPI0_x000D_ 111: DBG_MON_B17
6:4		GPIO209	Aux mode of BPI_BUS21_SWP3 000: GPIO209_x000D_ 001: BPI_BUS21_x000D_ 010: TX_SWAP3_x000D_ 111: DBG_MON_B16
2:0		GPIO208	Aux mode of BPI_BUS20_SWP2 000: GPIO208_x000D_ 001: BPI_BUS20_x000D_ 010: TX_SWAP2_x000D_ 111: DBG_MON_B15

100054Bo GPIO_MODE2

GPIO Mode Control

11111111

Z

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name		GPIO 223					GPIO 222					GPIO221					GPIO220			
Type		RW					RW					RW					RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	1				

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO219				GPIO218				GPIO217				GPIO216			
Type	RW				RW				RW				RW			
Reset	0 0 1				0 0 1				0 0 1				0 0 1			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO223	Aux mode of WF_QN 001: CONN_WF_QN
26:24		GPIO222	Aux mode of WF_QP 001: CONN_WF_QP
22:20		GPIO221	Aux mode of WF_IN 001: CONN_WF_IN
18:16		GPIO220	Aux mode of WF_IP 001: CONN_WF_IP
14:12		GPIO219	Aux mode of MISC_MIPI_DO_3 000: GPIO219_x000D_ 001: MIPI3_SDATA_x000D_ 111: DBG_MON_B26
10:8		GPIO218	Aux mode of MISC_MIPI_CK_3 000: GPIO218_x000D_ 001: MIPI3_SCLK_x000D_ 111: DBG_MON_B25
6:4		GPIO217	Aux mode of MISC_MIPI_DO_2 000: GPIO217_x000D_ 001: MIPI2_SDATA_x000D_ 111: DBG_MON_B24
2:0		GPIO216	Aux mode of MISC_MIPI_CK_2 000: GPIO216_x000D_ 001: MIPI2_SCLK_x000D_ 111: DBG_MON_B23

100054Co GPIO_MODE2
8

GPIO Mode Control

11111111

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 231				GPIO 230				GPIO229				GPIO228			
Type	RW				RW				RW				RW			
Reset	0 0 1				0 0 1				0 0 1				0 0 1			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO227				GPIO226				GPIO225				GPIO224			
Type	RW				RW				RW				RW			
Reset	0 0 1				0 0 1				0 0 1				0 0 1			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO231	Aux mode of GPS_QN 001: CONN_GPS_QN
26:24		GPIO230	Aux mode of GPS_QP 001: CONN_GPS_QP
22:20		GPIO229	Aux mode of GPS_IN 001: CONN_GPS_IN
18:16		GPIO228	Aux mode of GPS_IP 001: CONN_GPS_IP
14:12		GPIO227	Aux mode of BT_QN

Bit(s)	Mnemonic	Name	Description
10:8		GPIO226	001: CONN_BT_QN Aux mode of BT_QP
6:4		GPIO225	001: CONN_BT_QP Aux mode of BT_IN
2:0		GPIO224	001: CONN_BT_IN Aux mode of BT_IP 001: CONN_BT_IP

100054Do GPIO_MODE2

GPIO Mode Control

11000011

9

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 239				GPIO 238				GPIO237				GPIO236		
Type		RW				RW				RW				RW		
Reset		0	0	1		0	0	1		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO235				GPIO234				GPIO233				GPIO232		
Type		RW				RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	1		0	0	1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO239	Aux mode of SCL4 000: GPIO239_x000D_ 001: SCL4_o
26:24		GPIO238	Aux mode of SDA4 000: GPIO238_x000D_ 001: SDA4_o
22:20		GPIO237	Aux mode of SPI1_CS 000: GPIO237_x000D_ 001: SPI1_CS_B_x000D_ 010: TP_URXD1_AO_x000D_ 011: SDA5_1_x000D_ 100: UCTSo_x000D_ 110: CLKM1_x000D_ 111: DBG_MON_A26
18:16		GPIO236	Aux mode of SPI1_MO 000: GPIO236_x000D_ 001: SPI1_MO_B_x000D_ 010: SPI1_MI_B_x000D_ 011: SCL5_1_x000D_ 100: URTSo_x000D_ 110: PWM_B_x000D_ 111: DBG_MON_A25
14:12		GPIO235	Aux mode of SPI1_MI 000: GPIO235_x000D_ 001: SPI1_MI_B_x000D_ 010: SPI1_MO_B_x000D_ 011: SDA4_1_x000D_ 100: URXD0_x000D_ 110: CLKMo_x000D_ 111: DBG_MON_A24
10:8		GPIO234	Aux mode of SPI1_CK

Bit(s)	Mnemonic	Name	Description
6:4		GPIO233	000: GPIO234_x000D_ 001: SPI1_CLK_B_x000D_ 010: TP_UTXD1_AO_x000D_ 011: SCL4_1_x000D_ 100: UTXDo_x000D_ 110: PWM_A_x000D_ 111: DBG_MON_A23 Aux mode of UTXD1 000: GPIO233_x000D_ 001: UTXD1_x000D_ 010: URXD1_x000D_ 011: MD_UTXDo_x000D_ 100: MD_UTXD1_x000D_ 101: MD_UTXD2_x000D_ 110: C2K_UTXDo_x000D_ 111: C2K_UTXD1
2:0		GPIO232	Aux mode of URXD1 000: GPIO232_x000D_ 001: URXD1_x000D_ 010: UTXD1_x000D_ 011: MD_URXDo_x000D_ 100: MD_URXD1_x000D_ 101: MD_URXD2_x000D_ 110: C2K_URXDo_x000D_ 111: C2K_URXD1

100054E0 **GPIO_MODE3** **GPIO Mode Control** **00000011**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 247				GPIO 246				GPIO245				GPIO244		
Type		RW				RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO243				GPIO242				GPIO241				GPIO240		
Type		RW				RW				RW				RW		
Reset		0	0	0		0	0	0		0	0	1		0	0	1

Bit(s)	Mnemonic	Name	Description
30:28		GPIO247	Aux mode of I2S1_BCK 000: GPIO247_x000D_ 001: I2S1_BCK_x000D_ 010: I2S2_BCK_x000D_ 011: I2S0_BCK_x000D_ 100: I2S3_BCK_x000D_ 101: PCMo_CLK_x000D_ 110: SPI5_MI_C_x000D_ 111: DBG_MON_A32
26:24		GPIO246	Aux mode of I2S1_LRCK 000: GPIO246_x000D_ 001: I2S1_LRCK_x000D_ 010: I2S2_LRCK_x000D_ 011: I2S0_LRCK_x000D_

Bit(s)	Mnemonic	Name	Description
22:20		GPIO245	100: I2S3_LRCK_x000D_ 101: PCMo_SYNC_x000D_ 110: SPI5_CLK_C_x000D_ 111: DBG_MON_A31 Aux mode of SPI2_CS 000: GPIO245_x000D_ 001: SPI2_CS_B_x000D_ 010: TP_URXD2_AO_x000D_ 011: SDA5_2_x000D_ 100: UCTS1_x000D_ 101: URXD3_x000D_ 110: CLKM3_x000D_ 111: DBG_MON_A30
18:16		GPIO244	Aux mode of SPI2_MO 000: GPIO244_x000D_ 001: SPI2_MO_B_x000D_ 010: SPI2_MI_B_x000D_ 011: SCL5_2_x000D_ 100: URTS1_x000D_ 101: UTXD3_x000D_ 110: PWM_D_x000D_ 111: DBG_MON_A29
14:12		GPIO243	Aux mode of SPI2_MI 000: GPIO243_x000D_ 001: SPI2_MI_B_x000D_ 010: SPI2_MO_B_x000D_ 011: SDA4_2_x000D_ 100: URXD1_x000D_ 101: UCTS3_x000D_ 110: CLKM2_x000D_ 111: DBG_MON_A28
10:8		GPIO242	Aux mode of SPI2_CK 000: GPIO242_x000D_ 001: SPI2_CLK_B_x000D_ 010: TP_UTXD2_AO_x000D_ 011: SCL4_2_x000D_ 100: UTXD1_x000D_ 101: URTS3_x000D_ 110: PWM_C_x000D_ 111: DBG_MON_A27
6:4		GPIO241	Aux mode of SCL5 000: GPIO241_x000D_ 001: SCL5_0
2:0		GPIO240	Aux mode of SDA5 000: GPIO240_x000D_ 001: SDA5_0

100054Fo GPIO_MODE3 GPIO Mode Control 00000000

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 255				GPIO 254				GPIO253				GPIO252			
Type	RW				RW				RW				RW			

Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO251				GPIO250				GPIO249				GPIO248			
Type	RW				RW				RW				RW			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO255	Aux mode of AUD_INTN 000: GPIO255_x000D_ 001: CLKM1_x000D_ 010: DISP_PWM_x000D_ 011: PWM_B_x000D_ 110: TP_GPIO1_AO_x000D_ 111: C2K_TDO
26:24		GPIO254	Aux mode of I2S1_MCK 000: GPIO254_x000D_ 001: I2S1_MCK_x000D_ 010: I2S2_MCK_x000D_ 011: I2S0_MCK_x000D_ 100: I2S3_MCK_x000D_ 101: CLKMo_x000D_ 111: C2K_TDI
22:20		GPIO253	Aux mode of SPI3_CS 000: GPIO253_x000D_ 001: SPI3_CS_x000D_ 010: SDA0_4_x000D_ 011: PWM_A_x000D_ 111: C2K_TCK
18:16		GPIO252	Aux mode of SPI3_CK 000: GPIO252_x000D_ 001: SPI3_CLK_x000D_ 010: SCL0_4_x000D_ 011: PWM_D_x000D_ 111: C2K_TMS
14:12		GPIO251	Aux mode of SPI3_MO 000: GPIO251_x000D_ 001: SPI3_MO_x000D_ 010: SPI3_MI_x000D_ 011: CMFLASH_x000D_ 110: TP_UTXD1_AO_x000D_ 111: C2K_RTCK
10:8		GPIO250	Aux mode of SPI3_MI 000: GPIO250_x000D_ 001: SPI3_MI_x000D_ 010: SPI3_MO_x000D_ 011: IRTX_OUT_x000D_ 110: TP_URXD1_AO_x000D_ 111: DROP_ZONE
6:4		GPIO249	Aux mode of I2S1_DO 000: GPIO249_x000D_ 001: I2S1_DO_x000D_ 010: I2S1_DO_x000D_ 011: I2S3_DO_x000D_ 100: I2S3_DO_x000D_ 101: PCMo_DO_x000D_

Bit(s)	Mnemonic	Name	Description
2:0		GPIO248	110: SPI5_MO_C_x000D_ 111: TRAP_SRAM_PWR_BYPASS Aux mode of I2S2_DI 000: GPIO248_x000D_ 001: I2S2_DI_x000D_ 010: I2S2_DI_x000D_ 011: I2S0_DI_x000D_ 100: I2S0_DI_x000D_ 101: PCMo_DI_x000D_ 110: SPI5_CS_C

10005500 **GPIO_MODE3**

GPIO Mode Control

00011110

2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										GPIO 261				GPIO260		
Type										RW				RW		
Reset										0	0	0		0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO259				GPIO258				GPIO257				GPIO256			
Type	RW				RW				RW				RW			
Reset		0	0	1		0	0	1		0	0	1		0	0	0

Bit(s)	Mnemonic	Name	Description
22:20		GPIO261	Aux mode of JTRST_B 000: GPIO261_x000D_ 010: LTE_JTAG_TRSTN_x000D_ 011: DFD_NTRST_x000D_ 101: ANC_JTAG_TRSTN_x000D_ 110: SCP_JTAG_TRSTN_x000D_ 111: C2K_DM_JTINTP
18:16		GPIO260	Aux mode of JTDO 000: GPIO260_x000D_ 001: IO_JTAG_TDO_x000D_ 010: LTE_JTAG_TDO_x000D_ 011: DFD_TDO_x000D_ 101: ANC_JTAG_TDO_x000D_ 110: SCP_JTAG_TDO_x000D_ 111: C2K_DM_OTDO
14:12		GPIO259	Aux mode of JTDI 000: GPIO259_x000D_ 001: IO_JTAG_TDI_x000D_ 010: LTE_JTAG_TDI_x000D_ 011: DFD_TDI_x000D_ 101: ANC_JTAG_TDI_x000D_ 110: SCP_JTAG_TDI_x000D_ 111: C2K_DM_OTDI
10:8		GPIO258	Aux mode of JTCK 000: GPIO258_x000D_ 001: IO_JTAG_TCK_x000D_ 010: LTE_JTAG_TCK_x000D_ 011: DFD_TCK_XI_x000D_

Bit(s)	Mnemonic	Name	Description
6:4		GPIO257	100: DAP_SIB1_SWCK_x000D_ 101: ANC_JTAG_TCK_x000D_ 110: SCP_JTAG_TCK_x000D_ 111: C2K_DM_OTCK Aux mode of JTMS 000: GPIO257_x000D_ 001: IO_JTAG_TMS_x000D_ 010: LTE_JTAG_TMS_x000D_ 011: DFD_TMS_x000D_ 100: DAP_SIB1_SWD_x000D_ 101: ANC_JTAG_TMS_x000D_ 110: SCP_JTAG_TMS_x000D_ 111: C2K_DM_OTMS
2:0		GPIO256	Aux mode of AUD_PDN 000: GPIO256_x000D_ 001: CLKM2_x000D_ 010: IRTX_OUT_x000D_ 011: PWM_C_x000D_ 110: TP_GPIOo_AO_x000D_ 111: C2K_NTRST

10005304 GPIO_MODE0 **GPIO Mode Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 7				GPIO 6				GPIO5				GPIO4		
Type		WO				WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO3				GPIO2				GPIO1				GPIOo		
Type		WO				WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Bitwise SET of Aux mode of CSIoB_LoN_ToB [2:0] 0: Keep 1: SET bits
26:24		GPIO6	Bitwise SET of Aux mode of CSIoB_LoP_ToA
22:20		GPIO5	Bitwise SET of Aux mode of CSIoA_L2N_T1C
18:16		GPIO4	Bitwise SET of Aux mode of CSIoA_L2P_T1B
14:12		GPIO3	Bitwise SET of Aux mode of CSIoA_L1N_T1A
10:8		GPIO2	Bitwise SET of Aux mode of CSIoA_L1P_ToC
6:4		GPIO1	Bitwise SET of Aux mode of CSIoA_LoN_ToB
2:0		GPIO0	Bitwise SET of Aux mode of CSIoA_LoP_ToA

10005314 GPIO_MODE1 **GPIO Mode Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 15				GPIO 14				GPIO13				GPIO12		

Type		WO				WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO11				GPIO10				GPIO9				GPIO8		
Type		WO				WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO15	Bitwise SET of Aux mode of CSI1A_L2N_T1C [2:0] 0: Keep 1: SET bits
26:24		GPIO14	Bitwise SET of Aux mode of CSI1A_L2P_T1B
22:20		GPIO13	Bitwise SET of Aux mode of CSI1A_L1N_T1A
18:16		GPIO12	Bitwise SET of Aux mode of CSI1A_L1P_ToC
14:12		GPIO11	Bitwise SET of Aux mode of CSI1A_LoN_ToB
10:8		GPIO10	Bitwise SET of Aux mode of CSI1A_LoP_ToA
6:4		GPIO9	Bitwise SET of Aux mode of CSIoB_L1N_T1A
2:0		GPIO8	Bitwise SET of Aux mode of CSIoB_L1P_ToC

10005324 GPIO_MODE2 SET **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 23				GPIO 22				GPIO21				GPIO20		
Type		WO				WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		GPIO19				GPIO18				GPIO17				GPIO16		
Type		WO				WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO23	Bitwise SET of Aux mode of CSI2_LoN_ToB [2:0] 0: Keep 1: SET bits
26:24		GPIO22	Bitwise SET of Aux mode of CSI2_LoP_ToA
22:20		GPIO21	Bitwise SET of Aux mode of CSI1B_L2N_T1C
18:16		GPIO20	Bitwise SET of Aux mode of CSI1B_L2P_T1B
14:12		GPIO19	Bitwise SET of Aux mode of CSI1B_L1N_T1A
10:8		GPIO18	Bitwise SET of Aux mode of CSI1B_L1P_ToC
6:4		GPIO17	Bitwise SET of Aux mode of CSI1B_LoN_ToB
2:0		GPIO16	Bitwise SET of Aux mode of CSI1B_LoP_ToA

10005334 GPIO_MODE3 SET **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		GPIO 31				GPIO 30				GPIO29				GPIO28		

Type		WO					WO					WO				
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO27				GPIO26				GPIO25				GPIO24			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO31	Bitwise SET of Aux mode of CAM_CLK1 [2:0] 0: Keep 1: SET bits
26:24		GPIO30	Bitwise SET of Aux mode of CAM_CLK0
22:20		GPIO29	Bitwise SET of Aux mode of CAM_PDN1
18:16		GPIO28	Bitwise SET of Aux mode of CAM_PDN0
14:12		GPIO27	Bitwise SET of Aux mode of CSI2_L2N_T1C
10:8		GPIO26	Bitwise SET of Aux mode of CSI2_L2P_T1B
6:4		GPIO25	Bitwise SET of Aux mode of CSI2_L1N_T1A
2:0		GPIO24	Bitwise SET of Aux mode of CSI2_L1P_ToC

10005344 GPIO_MODE4 SET **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 39				GPIO 38				GPIO37				GPIO36			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO35				GPIO34				GPIO33				GPIO32			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO39	Bitwise SET of Aux mode of DPI_Do [2:0] 0: Keep 1: SET bits
26:24		GPIO38	Bitwise SET of Aux mode of SDA0
22:20		GPIO37	Bitwise SET of Aux mode of SCL0
18:16		GPIO36	Bitwise SET of Aux mode of CAM_CLK2
14:12		GPIO35	Bitwise SET of Aux mode of CAM_RST2
10:8		GPIO34	Bitwise SET of Aux mode of CAM_PDN2
6:4		GPIO33	Bitwise SET of Aux mode of CAM_RST1
2:0		GPIO32	Bitwise SET of Aux mode of CAM_RST0

10005354 GPIO_MODE5 SET **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 47				GPIO 46				GPIO45				GPIO44			

Type		WO					WO					WO							
Reset		0	0	0		0	0	0		0	0	0		0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO43					GPIO42					GPIO41					GPIO40			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO47	Bitwise SET of Aux mode of DPI_D8 [2:0] 0: Keep 1: SET bits
26:24		GPIO46	Bitwise SET of Aux mode of DPI_D7
22:20		GPIO45	Bitwise SET of Aux mode of DPI_D6
18:16		GPIO44	Bitwise SET of Aux mode of DPI_D5
14:12		GPIO43	Bitwise SET of Aux mode of DPI_D4
10:8		GPIO42	Bitwise SET of Aux mode of DPI_D3
6:4		GPIO41	Bitwise SET of Aux mode of DPI_D2
2:0		GPIO40	Bitwise SET of Aux mode of DPI_D1

10005364 GPIO_MODE6 SET **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 55					GPIO 54					GPIO53					GPIO52			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO51					GPIO50					GPIO49					GPIO48			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO55	Bitwise SET of Aux mode of SCL1 [2:0] 0: Keep 1: SET bits
26:24		GPIO54	Bitwise SET of Aux mode of DPI_VSYNC
22:20		GPIO53	Bitwise SET of Aux mode of DPI_HSYNC
18:16		GPIO52	Bitwise SET of Aux mode of DPI_CK
14:12		GPIO51	Bitwise SET of Aux mode of DPI_DE
10:8		GPIO50	Bitwise SET of Aux mode of DPI_D11
6:4		GPIO49	Bitwise SET of Aux mode of DPI_D10
2:0		GPIO48	Bitwise SET of Aux mode of DPI_D9

10005374 GPIO_MODE7 SET **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 63					GPIO 62					GPIO61					GPIO60			

Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO59					GPIO58					GPIO57					GPIO56				
Type	WO					WO					WO					WO				
Reset	0					0					0					0				

Bit(s)	Mnemonic	Name	Description
30:28		GPIO63	Bitwise SET of Aux mode of EINT2 [2:0] 0: Keep 1: SET bits
26:24		GPIO62	Bitwise SET of Aux mode of EINT1
22:20		GPIO61	Bitwise SET of Aux mode of EINT0
18:16		GPIO60	Bitwise SET of Aux mode of SPIO_CS
14:12		GPIO59	Bitwise SET of Aux mode of SPIO_MO
10:8		GPIO58	Bitwise SET of Aux mode of SPIO_MI
6:4		GPIO57	Bitwise SET of Aux mode of SPIO_CK
2:0		GPIO56	Bitwise SET of Aux mode of SDA1

10005384 GPIO_MODE8
SET

GPIO Mode Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 71					GPIO 70					GPIO69					GPIO68			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO67					GPIO66					GPIO65					GPIO64			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO71	Bitwise SET of Aux mode of I2So_MCK [2:0] 0: Keep 1: SET bits
26:24		GPIO70	Bitwise SET of Aux mode of I2So_BCK
22:20		GPIO69	Bitwise SET of Aux mode of I2So_LRCK
18:16		GPIO68	Bitwise SET of Aux mode of EINT7
14:12		GPIO67	Bitwise SET of Aux mode of EINT6
10:8		GPIO66	Bitwise SET of Aux mode of EINT5
6:4		GPIO65	Bitwise SET of Aux mode of EINT4
2:0		GPIO64	Bitwise SET of Aux mode of EINT3

10005394 GPIO_MODE9
SET

GPIO Mode Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 79					GPIO 78					GPIO77					GPIO76			

Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO75				GPIO74				GPIO73				GPIO72							
Type	WO				WO				WO				WO							
Reset	0	0	0		0	0	0		0	0	0		0	0	0					

Bit(s)	Mnemonic	Name	Description
30:28		GPIO79	Bitwise SET of Aux mode of CONN_WB_PTA [2:0] 0: Keep 1: SET bits
26:24		GPIO78	Bitwise SET of Aux mode of CONN_TOP_DATA
22:20		GPIO77	Bitwise SET of Aux mode of CONN_TOP_CLK
18:16		GPIO76	Bitwise SET of Aux mode of CONN_HRST_B
14:12		GPIO75	Bitwise SET of Aux mode of SDA3
10:8		GPIO74	Bitwise SET of Aux mode of SCL3
6:4		GPIO73	Bitwise SET of Aux mode of I2S3_DO
2:0		GPIO72	Bitwise SET of Aux mode of I2So_DI

100053A4 GPIO_MODE1 **GPIO Mode Control** **00000000**
0 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 87				GPIO 86				GPIO85				GPIO84			
Type	WO				WO				WO				WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO83				GPIO82				GPIO81				GPIO80			
Type	WO				WO				WO				WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO87	Bitwise SET of Aux mode of EINT10 [2:0] 0: Keep 1: SET bits
26:24		GPIO86	Bitwise SET of Aux mode of EINT9
22:20		GPIO85	Bitwise SET of Aux mode of EINT8
18:16		GPIO84	Bitwise SET of Aux mode of CONN_BT_DATA
14:12		GPIO83	Bitwise SET of Aux mode of CONN_BT_CLK
10:8		GPIO82	Bitwise SET of Aux mode of CONN_WF_CTRL2
6:4		GPIO81	Bitwise SET of Aux mode of CONN_WF_CTRL1
2:0		GPIO80	Bitwise SET of Aux mode of CONN_WF_CTRL0

100053B4 GPIO_MODE1 **GPIO Mode Control** **00000000**
1 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 95				GPIO 94				GPIO93				GPIO92			

Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO91					GPIO90					GPIO89					GPIO88				
Type	WO					WO					WO					WO				
Reset	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO95	Bitwise SET of Aux mode of SDA2 [2:0] 0: Keep 1: SET bits
26:24		GPIO94	Bitwise SET of Aux mode of DRVBUS
22:20		GPIO93	Bitwise SET of Aux mode of EINT16
18:16		GPIO92	Bitwise SET of Aux mode of EINT15
14:12		GPIO91	Bitwise SET of Aux mode of EINT14
10:8		GPIO90	Bitwise SET of Aux mode of EINT13
6:4		GPIO89	Bitwise SET of Aux mode of EINT12
2:0		GPIO88	Bitwise SET of Aux mode of EINT11

100053C4 GPIO_MODE1 **GPIO Mode Control** **00000000**
2 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO103					GPIO102					GPIO101					GPIO100			
Type	WO					WO					WO					WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO99					GPIO98					GPIO97					GPIO96			
Type	WO					WO					WO					WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO103	Bitwise SET of Aux mode of SRCLKENA1 [2:0] 0: Keep 1: SET bits
26:24		GPIO102	Bitwise SET of Aux mode of SRCLKENAO
22:20		GPIO101	Bitwise SET of Aux mode of SRCLKENA1
18:16		GPIO100	Bitwise SET of Aux mode of SRCLKENA1O
14:12		GPIO99	Bitwise SET of Aux mode of RTC32K_CK
10:8		GPIO98	Bitwise SET of Aux mode of UTXDo
6:4		GPIO97	Bitwise SET of Aux mode of URXDo
2:0		GPIO96	Bitwise SET of Aux mode of SCL2

100053D4 GPIO_MODE1 **GPIO Mode Control** **00000000**
3 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO111					GPIO110					GPIO109					GPIO108			

Type		WO					WO					WO					WO				
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name	GPIO107					GPIO106					GPIO105					GPIO104					
Type	WO					WO					WO					WO					
Reset	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0		

Bit(s)	Mnemonic	Name	Description
30:28		GPIO111	Bitwise SET of Aux mode of KPCOL2 [2:0] 0: Keep 1: SET bits
26:24		GPIO110	Bitwise SET of Aux mode of KPCOL1
22:20		GPIO109	Bitwise SET of Aux mode of KPCOL0
18:16		GPIO108	Bitwise SET of Aux mode of KPROW2
14:12		GPIO107	Bitwise SET of Aux mode of KPROW1
10:8		GPIO106	Bitwise SET of Aux mode of KPROW0
6:4		GPIO105	Bitwise SET of Aux mode of WATCHDOG
2:0		GPIO104	Bitwise SET of Aux mode of SYSRSTB

100053E4 GPIO_MODE1 GPIO Mode Control 00000000
4 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name	GPIO 119					GPIO 118					GPIO117					GPIO116				
Type	WO					WO					WO					WO				
Reset	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO115					GPIO114					GPIO113					GPIO112				
Type	WO					WO					WO					WO				
Reset	0	0	0		0	0	0		0	0	0		0	0	0		0	0	0	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO119	Bitwise SET of Aux mode of MSDCo_DAT5 [2:0] 0: Keep 1: SET bits
26:24		GPIO118	Bitwise SET of Aux mode of MSDCo_DAT4
22:20		GPIO117	Bitwise SET of Aux mode of MSDCo_DAT3
18:16		GPIO116	Bitwise SET of Aux mode of MSDCo_DAT2
14:12		GPIO115	Bitwise SET of Aux mode of MSDCo_DAT1
10:8		GPIO114	Bitwise SET of Aux mode of MSDCo_DAT0
6:4		GPIO113	Bitwise SET of Aux mode of INT_SIM2
2:0		GPIO112	Bitwise SET of Aux mode of INT_SIM1

100053F4 GPIO_MODE1 GPIO Mode Control 00000000
5 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 127					GPIO 126					GPIO125					GPIO124			

Type		WO					WO					WO							
Reset		0	0	0		0	0	0		0	0	0		0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO123					GPIO122					GPIO121					GPIO120			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO127	Bitwise SET of Aux mode of SIM1_SRST [2:0] 0: Keep 1: SET bits
26:24		GPIO126	Bitwise SET of Aux mode of SIM1_SCLK
22:20		GPIO125	Bitwise SET of Aux mode of MSDCo_RSTB
18:16		GPIO124	Bitwise SET of Aux mode of MSDCo_DSL
14:12		GPIO123	Bitwise SET of Aux mode of MSDCo_CLK
10:8		GPIO122	Bitwise SET of Aux mode of MSDCo_CMD
6:4		GPIO121	Bitwise SET of Aux mode of MSDCo_DAT7
2:0		GPIO120	Bitwise SET of Aux mode of MSDCo_DAT6

10005404 GPIO_MODE1 GPIO Mode Control 00000000
6 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 135					GPIO 134					GPIO133					GPIO132			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO131					GPIO130					GPIO129					GPIO128			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO135	Bitwise SET of Aux mode of TDM_LRCK [2:0] 0: Keep 1: SET bits
26:24		GPIO134	Bitwise SET of Aux mode of MSDC1_CLK
22:20		GPIO133	Bitwise SET of Aux mode of MSDC1_DAT3
18:16		GPIO132	Bitwise SET of Aux mode of MSDC1_DAT2
14:12		GPIO131	Bitwise SET of Aux mode of MSDC1_DAT1
10:8		GPIO130	Bitwise SET of Aux mode of MSDC1_DAT0
6:4		GPIO129	Bitwise SET of Aux mode of MSDC1_CMD
2:0		GPIO128	Bitwise SET of Aux mode of SIM1_SIO

10005414 GPIO_MODE1 GPIO Mode Control 00000000
7 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 143					GPIO 142					GPIO141					GPIO140			

Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO139					GPIO138					GPIO137					GPIO136				
Type	WO					WO					WO					WO				
Reset	0					0					0					0				

Bit(s)	Mnemonic	Name	Description
30:28		GPIO143	Bitwise SET of Aux mode of PWRAP_SPIo_MO [2:0] 0: Keep 1: SET bits
26:24		GPIO142	Bitwise SET of Aux mode of PWRAP_SPIo_MI
22:20		GPIO141	Bitwise SET of Aux mode of TDM_DATA3
18:16		GPIO140	Bitwise SET of Aux mode of TDM_DATA2
14:12		GPIO139	Bitwise SET of Aux mode of TDM_DATA1
10:8		GPIO138	Bitwise SET of Aux mode of TDM_DATA0
6:4		GPIO137	Bitwise SET of Aux mode of TDM_MCK
2:0		GPIO136	Bitwise SET of Aux mode of TDM_BCK

10005424 GPIO_MODE1
GPIO Mode Control
00000000
8 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 151					GPIO 150					GPIO149					GPIO148			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO147					GPIO146					GPIO145					GPIO144			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO151	Bitwise SET of Aux mode of SCL6 [2:0] 0: Keep 1: SET bits
26:24		GPIO150	Bitwise SET of Aux mode of ANC_DAT_MOSI
22:20		GPIO149	Bitwise SET of Aux mode of VOW_CLK_MISO
18:16		GPIO148	Bitwise SET of Aux mode of AUD_DAT_MOSI
14:12		GPIO147	Bitwise SET of Aux mode of AUD_DAT_MISO
10:8		GPIO146	Bitwise SET of Aux mode of AUD_CLK_MOSI
6:4		GPIO145	Bitwise SET of Aux mode of PWRAP_SPIo_CSN
2:0		GPIO144	Bitwise SET of Aux mode of PWRAP_SPIo_CK

10005434 GPIO_MODE1
GPIO Mode Control
00000000
9 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 159					GPIO 158					GPIO157					GPIO156			

Type		WO					WO					WO				
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO155				GPIO154				GPIO153				GPIO152			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO159	Bitwise SET of Aux mode of TDNo [2:0] 0: Keep 1: SET bits
26:24		GPIO158	Bitwise SET of Aux mode of TDPo
22:20		GPIO157	Bitwise SET of Aux mode of SIM2_SIO
18:16		GPIO156	Bitwise SET of Aux mode of SIM2_SRST
14:12		GPIO155	Bitwise SET of Aux mode of SIM2_SCLK
10:8		GPIO154	Bitwise SET of Aux mode of SDA7
6:4		GPIO153	Bitwise SET of Aux mode of SCL7
2:0		GPIO152	Bitwise SET of Aux mode of SDA6

10005444 GPIO_MODE2 **GPIO Mode Control** **00000000**
0 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 167				GPIO 166				GPIO165				GPIO164			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO163				GPIO162				GPIO161				GPIO160			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO167	Bitwise SET of Aux mode of TDN3 [2:0] 0: Keep 1: SET bits
26:24		GPIO166	Bitwise SET of Aux mode of TDP3
22:20		GPIO165	Bitwise SET of Aux mode of TDN2
18:16		GPIO164	Bitwise SET of Aux mode of TDP2
14:12		GPIO163	Bitwise SET of Aux mode of TCN
10:8		GPIO162	Bitwise SET of Aux mode of TCP
6:4		GPIO161	Bitwise SET of Aux mode of TDN1
2:0		GPIO160	Bitwise SET of Aux mode of TDP1

10005454 GPIO_MODE2 **GPIO Mode Control** **00000000**
1 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 175				GPIO 174				GPIO173				GPIO172			

Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO171					GPIO170					GPIO169					GPIO168				
Type	WO					WO					WO					WO				
Reset	0	0	0		0	0	0		0	0	0		0	0	0					

Bit(s)	Mnemonic	Name	Description
30:28		GPIO175	Bitwise SET of Aux mode of TDN2_A [2:0] 0: Keep 1: SET bits
26:24		GPIO174	Bitwise SET of Aux mode of TDP2_A
22:20		GPIO173	Bitwise SET of Aux mode of TCN_A
18:16		GPIO172	Bitwise SET of Aux mode of TCP_A
14:12		GPIO171	Bitwise SET of Aux mode of TDN1_A
10:8		GPIO170	Bitwise SET of Aux mode of TDP1_A
6:4		GPIO169	Bitwise SET of Aux mode of TDNo_A
2:0		GPIO168	Bitwise SET of Aux mode of TDPo_A

10005464 GPIO_MODE2 GPIO Mode Control 00000000
2 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 183					GPIO 182					GPIO181					GPIO180			
Type	WO					WO					WO					WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO179					GPIO178					GPIO177					GPIO176			
Type	WO					WO					WO					WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0				

Bit(s)	Mnemonic	Name	Description
30:28		GPIO183	Bitwise SET of Aux mode of RFICo_BSI_CK [2:0] 0: Keep 1: SET bits
26:24		GPIO182	Bitwise SET of Aux mode of TESTMODE
22:20		GPIO181	Bitwise SET of Aux mode of IDDIG
18:16		GPIO180	Bitwise SET of Aux mode of LCM_RST
14:12		GPIO179	Bitwise SET of Aux mode of DSI_TE
10:8		GPIO178	Bitwise SET of Aux mode of DISP_PWM
6:4		GPIO177	Bitwise SET of Aux mode of TDN3_A
2:0		GPIO176	Bitwise SET of Aux mode of TDP3_A

10005474 GPIO_MODE2 GPIO Mode Control 00000000
3 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 191					GPIO 190					GPIO189					GPIO188			

Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name		GPIO187					GPIO186					GPIO185					GPIO184			
Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO191	Bitwise SET of Aux mode of MISC_MIPI_DO_1 [2:0] 0: Keep 1: SET bits
26:24		GPIO190	Bitwise SET of Aux mode of MISC_MIPI_CK_1
22:20		GPIO189	Bitwise SET of Aux mode of MISC_MIPI_DO_0
18:16		GPIO188	Bitwise SET of Aux mode of MISC_MIPI_CK_0
14:12		GPIO187	Bitwise SET of Aux mode of RFICo_BSI_D2
10:8		GPIO186	Bitwise SET of Aux mode of RFICo_BSI_D1
6:4		GPIO185	Bitwise SET of Aux mode of RFICo_BSI_Do
2:0		GPIO184	Bitwise SET of Aux mode of RFICo_BSI_EN

10005484 GPIO_MODE2 **GPIO Mode Control** **00000000**
4 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name		GPIO 199					GPIO 198					GPIO197					GPIO196			
Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name		GPIO195					GPIO194					GPIO193					GPIO192			
Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0				

Bit(s)	Mnemonic	Name	Description
30:28		GPIO199	Bitwise SET of Aux mode of BPI_BUS11 [2:0] 0: Keep 1: SET bits
26:24		GPIO198	Bitwise SET of Aux mode of BPI_BUS10
22:20		GPIO197	Bitwise SET of Aux mode of BPI_BUS9
18:16		GPIO196	Bitwise SET of Aux mode of BPI_BUS8
14:12		GPIO195	Bitwise SET of Aux mode of BPI_BUS7
10:8		GPIO194	Bitwise SET of Aux mode of BPI_BUS6
6:4		GPIO193	Bitwise SET of Aux mode of BPI_BUS5
2:0		GPIO192	Bitwise SET of Aux mode of BPI_BUS4

10005494 GPIO_MODE2 **GPIO Mode Control** **00000000**
5 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name		GPIO 207					GPIO 206					GPIO205					GPIO204			

Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO203					GPIO202					GPIO201					GPIO200				
Type	WO					WO					WO					WO				
Reset	0					0					0					0				

Bit(s)	Mnemonic	Name	Description
30:28		GPIO207	Bitwise SET of Aux mode of BPI_BUS19_SWP1 [2:0] 0: Keep 1: SET bits
26:24		GPIO206	Bitwise SET of Aux mode of BPI_BUS18_SWP0
22:20		GPIO205	Bitwise SET of Aux mode of BPI_BUS17_VM1
18:16		GPIO204	Bitwise SET of Aux mode of BPI_BUS16_VMO
14:12		GPIO203	Bitwise SET of Aux mode of BPI_BUS15_ANT3
10:8		GPIO202	Bitwise SET of Aux mode of BPI_BUS14_ANT2
6:4		GPIO201	Bitwise SET of Aux mode of BPI_BUS13_ANT1
2:0		GPIO200	Bitwise SET of Aux mode of BPI_BUS12_ANT0

100054A4 GPIO_MODE2 GPIO Mode Control 00000000
6 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 215					GPIO 214					GPIO213					GPIO212			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO211					GPIO210					GPIO209					GPIO208			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO215	Bitwise SET of Aux mode of BPI_BUS3 [2:0] 0: Keep 1: SET bits
26:24		GPIO214	Bitwise SET of Aux mode of BPI_BUS2
22:20		GPIO213	Bitwise SET of Aux mode of BPI_BUS1
18:16		GPIO212	Bitwise SET of Aux mode of BPI_BUS0
14:12		GPIO211	Bitwise SET of Aux mode of BPI_BUS23_DET1
10:8		GPIO210	Bitwise SET of Aux mode of BPI_BUS22_DET0
6:4		GPIO209	Bitwise SET of Aux mode of BPI_BUS21_SWP3
2:0		GPIO208	Bitwise SET of Aux mode of BPI_BUS20_SWP2

100054B4 GPIO_MODE2 GPIO Mode Control 00000000
7 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 223					GPIO 222					GPIO221					GPIO220			

Type		WO					WO					WO					WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	GPIO219				GPIO218				GPIO217				GPIO216							
Type	WO				WO				WO				WO							
Reset	0	0	0		0	0	0		0	0	0		0	0	0					

Bit(s)	Mnemonic	Name	Description
30:28		GPIO223	Bitwise SET of Aux mode of WF_QN [2:0] 0: Keep 1: SET bits
26:24		GPIO222	Bitwise SET of Aux mode of WF_QP
22:20		GPIO221	Bitwise SET of Aux mode of WF_IN
18:16		GPIO220	Bitwise SET of Aux mode of WF_IP
14:12		GPIO219	Bitwise SET of Aux mode of MISC_MIPI_DO_3
10:8		GPIO218	Bitwise SET of Aux mode of MISC_MIPI_CK_3
6:4		GPIO217	Bitwise SET of Aux mode of MISC_MIPI_DO_2
2:0		GPIO216	Bitwise SET of Aux mode of MISC_MIPI_CK_2

100054C4 GPIO_MODE2 GPIO Mode Control 00000000
8 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 231				GPIO 230				GPIO229				GPIO228			
Type	WO				WO				WO				WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO227				GPIO226				GPIO225				GPIO224			
Type	WO				WO				WO				WO			
Reset	0	0	0		0	0	0		0	0	0		0	0	0	

Bit(s)	Mnemonic	Name	Description
30:28		GPIO231	Bitwise SET of Aux mode of GPS_QN [2:0] 0: Keep 1: SET bits
26:24		GPIO230	Bitwise SET of Aux mode of GPS_QP
22:20		GPIO229	Bitwise SET of Aux mode of GPS_IN
18:16		GPIO228	Bitwise SET of Aux mode of GPS_IP
14:12		GPIO227	Bitwise SET of Aux mode of BT_QN
10:8		GPIO226	Bitwise SET of Aux mode of BT_QP
6:4		GPIO225	Bitwise SET of Aux mode of BT_IN
2:0		GPIO224	Bitwise SET of Aux mode of BT_IP

100054D4 GPIO_MODE2 GPIO Mode Control 00000000
9 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 239				GPIO 238				GPIO237				GPIO236			

Type		WO					WO					WO							
Reset		0	0	0		0	0	0		0	0	0		0	0	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO235					GPIO234					GPIO233					GPIO232			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO239	Bitwise SET of Aux mode of SCL4 [2:0] 0: Keep 1: SET bits
26:24		GPIO238	Bitwise SET of Aux mode of SDA4
22:20		GPIO237	Bitwise SET of Aux mode of SPI1_CS
18:16		GPIO236	Bitwise SET of Aux mode of SPI1_MO
14:12		GPIO235	Bitwise SET of Aux mode of SPI1_MI
10:8		GPIO234	Bitwise SET of Aux mode of SPI1_CK
6:4		GPIO233	Bitwise SET of Aux mode of UTXD1
2:0		GPIO232	Bitwise SET of Aux mode of URXD1

100054E4 GPIO_MODE3 GPIO Mode Control 00000000
0 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 247					GPIO 246					GPIO245					GPIO244			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	GPIO243					GPIO242					GPIO241					GPIO240			
Type	WO					WO					WO					WO			
Reset	0					0					0					0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO247	Bitwise SET of Aux mode of I2S1_BCK [2:0] 0: Keep 1: SET bits
26:24		GPIO246	Bitwise SET of Aux mode of I2S1_LRCK
22:20		GPIO245	Bitwise SET of Aux mode of SPI2_CS
18:16		GPIO244	Bitwise SET of Aux mode of SPI2_MO
14:12		GPIO243	Bitwise SET of Aux mode of SPI2_MI
10:8		GPIO242	Bitwise SET of Aux mode of SPI2_CK
6:4		GPIO241	Bitwise SET of Aux mode of SCL5
2:0		GPIO240	Bitwise SET of Aux mode of SDA5

100054F4 GPIO_MODE3 GPIO Mode Control 00000000
1 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	GPIO 255					GPIO 254					GPIO253					GPIO252			

Type		WO				WO				WO				WO				
Reset		0	0	0		0	0	0		0	0	0		0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	GPIO251					GPIO250					GPIO249					GPIO248		
Type	WO					WO					WO					WO		
Reset	0					0					0					0		

Bit(s)	Mnemonic	Name	Description
30:28		GPIO255	Bitwise SET of Aux mode of AUD_INTN [2:0] 0: Keep 1: SET bits
26:24		GPIO254	Bitwise SET of Aux mode of I2S1_MCK
22:20		GPIO253	Bitwise SET of Aux mode of SPI3_CS
18:16		GPIO252	Bitwise SET of Aux mode of SPI3_CK
14:12		GPIO251	Bitwise SET of Aux mode of SPI3_MO
10:8		GPIO250	Bitwise SET of Aux mode of SPI3_MI
6:4		GPIO249	Bitwise SET of Aux mode of I2S1_DO
2:0		GPIO248	Bitwise SET of Aux mode of I2S2_DI

10005504 GPIO_MODE3 **GPIO Mode Control** **00000000**
2 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name									GPIO 261				GPIO260					
Type									WO				WO					
Reset									0				0					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	GPIO259					GPIO258					GPIO257					GPIO256		
Type	WO					WO					WO					WO		
Reset	0					0					0					0		

Bit(s)	Mnemonic	Name	Description
22:20		GPIO261	Bitwise SET of Aux mode of JTRST_B [2:0] 0: Keep 1: SET bits
18:16		GPIO260	Bitwise SET of Aux mode of JTDO
14:12		GPIO259	Bitwise SET of Aux mode of JTDI
10:8		GPIO258	Bitwise SET of Aux mode of JTCK
6:4		GPIO257	Bitwise SET of Aux mode of JTMS
2:0		GPIO256	Bitwise SET of Aux mode of AUD_PDN

10005308 GPIO_MODE0 **GPIO Mode Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	GPIO 7					GPIO 6					GPIO5					GPIO4		
Type	WO					WO					WO					WO		
Reset	0					0					0					0		

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO3				GPIO2				GPIO1				GPIO0			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO7	Bitwise CLR of Aux mode of CSIoB_LoN_ToB [2:0] 0: Keep 1: CLR bits
26:24		GPIO6	Bitwise CLR of Aux mode of CSIoB_LoP_ToA
22:20		GPIO5	Bitwise CLR of Aux mode of CSIoA_L2N_T1C
18:16		GPIO4	Bitwise CLR of Aux mode of CSIoA_L2P_T1B
14:12		GPIO3	Bitwise CLR of Aux mode of CSIoA_L1N_T1A
10:8		GPIO2	Bitwise CLR of Aux mode of CSIoA_L1P_ToC
6:4		GPIO1	Bitwise CLR of Aux mode of CSIoA_LoN_ToB
2:0		GPIO0	Bitwise CLR of Aux mode of CSIoA_LoP_ToA

10005318 GPIO_MODE1 **GPIO Mode Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 15				GPIO 14				GPIO13				GPIO12			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO11				GPIO10				GPIO9				GPIO8			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO15	Bitwise CLR of Aux mode of CS11A_L2N_T1C [2:0] 0: Keep 1: CLR bits
26:24		GPIO14	Bitwise CLR of Aux mode of CS11A_L2P_T1B
22:20		GPIO13	Bitwise CLR of Aux mode of CS11A_L1N_T1A
18:16		GPIO12	Bitwise CLR of Aux mode of CS11A_L1P_ToC
14:12		GPIO11	Bitwise CLR of Aux mode of CS11A_LoN_ToB
10:8		GPIO10	Bitwise CLR of Aux mode of CS11A_LoP_ToA
6:4		GPIO9	Bitwise CLR of Aux mode of CSIoB_L1N_T1A
2:0		GPIO8	Bitwise CLR of Aux mode of CSIoB_L1P_ToC

10005328 GPIO_MODE2 **GPIO Mode Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 23				GPIO 22				GPIO21				GPIO20			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO19					GPIO18				GPIO17				GPIO16		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO23	Bitwise CLR of Aux mode of CSI2_LoN_ToB [2:0] 0: Keep 1: CLR bits
26:24		GPIO22	Bitwise CLR of Aux mode of CSI2_LoP_ToA
22:20		GPIO21	Bitwise CLR of Aux mode of CSI1B_L2N_T1C
18:16		GPIO20	Bitwise CLR of Aux mode of CSI1B_L2P_T1B
14:12		GPIO19	Bitwise CLR of Aux mode of CSI1B_L1N_T1A
10:8		GPIO18	Bitwise CLR of Aux mode of CSI1B_L1P_ToC
6:4		GPIO17	Bitwise CLR of Aux mode of CSI1B_LoN_ToB
2:0		GPIO16	Bitwise CLR of Aux mode of CSI1B_LoP_ToA

10005338 GPIO_MODE3 CLR **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 31					GPIO 30				GPIO29				GPIO28		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO27					GPIO26				GPIO25				GPIO24		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO31	Bitwise CLR of Aux mode of CAM_CLK1 [2:0] 0: Keep 1: CLR bits
26:24		GPIO30	Bitwise CLR of Aux mode of CAM_CLK0
22:20		GPIO29	Bitwise CLR of Aux mode of CAM_PDN1
18:16		GPIO28	Bitwise CLR of Aux mode of CAM_PDN0
14:12		GPIO27	Bitwise CLR of Aux mode of CSI2_L2N_T1C
10:8		GPIO26	Bitwise CLR of Aux mode of CSI2_L2P_T1B
6:4		GPIO25	Bitwise CLR of Aux mode of CSI2_L1N_T1A
2:0		GPIO24	Bitwise CLR of Aux mode of CSI2_L1P_ToC

10005348 GPIO_MODE4 CLR **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 39					GPIO 38				GPIO37				GPIO36		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO35				GPIO34				GPIO33				GPIO32			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO39	Bitwise CLR of Aux mode of DPI_Do [2:0] 0: Keep 1: CLR bits
26:24		GPIO38	Bitwise CLR of Aux mode of SDAo
22:20		GPIO37	Bitwise CLR of Aux mode of SCLo
18:16		GPIO36	Bitwise CLR of Aux mode of CAM_CLK2
14:12		GPIO35	Bitwise CLR of Aux mode of CAM_RST2
10:8		GPIO34	Bitwise CLR of Aux mode of CAM_PDN2
6:4		GPIO33	Bitwise CLR of Aux mode of CAM_RST1
2:0		GPIO32	Bitwise CLR of Aux mode of CAM_RSTo

10005358 GPIO_MODE5 **GPIO Mode Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 47				GPIO 46				GPIO45				GPIO44			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO43				GPIO42				GPIO41				GPIO40			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			

Bit(s)	Mnemonic	Name	Description
30:28		GPIO47	Bitwise CLR of Aux mode of DPI_D8 [2:0] 0: Keep 1: CLR bits
26:24		GPIO46	Bitwise CLR of Aux mode of DPI_D7
22:20		GPIO45	Bitwise CLR of Aux mode of DPI_D6
18:16		GPIO44	Bitwise CLR of Aux mode of DPI_D5
14:12		GPIO43	Bitwise CLR of Aux mode of DPI_D4
10:8		GPIO42	Bitwise CLR of Aux mode of DPI_D3
6:4		GPIO41	Bitwise CLR of Aux mode of DPI_D2
2:0		GPIO40	Bitwise CLR of Aux mode of DPI_D1

10005368 GPIO_MODE6 **GPIO Mode Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 55				GPIO 54				GPIO53				GPIO52			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO51					GPIO50				GPIO49				GPIO48		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO55	Bitwise CLR of Aux mode of SCL1 [2:0] 0: Keep 1: CLR bits
26:24		GPIO54	Bitwise CLR of Aux mode of DPI_VSYNC
22:20		GPIO53	Bitwise CLR of Aux mode of DPI_HSYNC
18:16		GPIO52	Bitwise CLR of Aux mode of DPI_CK
14:12		GPIO51	Bitwise CLR of Aux mode of DPI_DE
10:8		GPIO50	Bitwise CLR of Aux mode of DPI_D11
6:4		GPIO49	Bitwise CLR of Aux mode of DPI_D10
2:0		GPIO48	Bitwise CLR of Aux mode of DPI_D9

10005378 GPIO_MODE7 CLR **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 63					GPIO 62				GPIO61				GPIO60		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO59					GPIO58				GPIO57				GPIO56		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO63	Bitwise CLR of Aux mode of EINT2 [2:0] 0: Keep 1: CLR bits
26:24		GPIO62	Bitwise CLR of Aux mode of EINT1
22:20		GPIO61	Bitwise CLR of Aux mode of EINT0
18:16		GPIO60	Bitwise CLR of Aux mode of SPIO_CS
14:12		GPIO59	Bitwise CLR of Aux mode of SPIO_MO
10:8		GPIO58	Bitwise CLR of Aux mode of SPIO_MI
6:4		GPIO57	Bitwise CLR of Aux mode of SPIO_CK
2:0		GPIO56	Bitwise CLR of Aux mode of SDA1

10005388 GPIO_MODE8 CLR **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 71					GPIO 70				GPIO69				GPIO68		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO67				GPIO66				GPIO65				GPIO64			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO71	Bitwise CLR of Aux mode of I2So_MCK [2:0] 0: Keep 1: CLR bits
26:24		GPIO70	Bitwise CLR of Aux mode of I2So_BCK
22:20		GPIO69	Bitwise CLR of Aux mode of I2So_LRCK
18:16		GPIO68	Bitwise CLR of Aux mode of EINT7
14:12		GPIO67	Bitwise CLR of Aux mode of EINT6
10:8		GPIO66	Bitwise CLR of Aux mode of EINT5
6:4		GPIO65	Bitwise CLR of Aux mode of EINT4
2:0		GPIO64	Bitwise CLR of Aux mode of EINT3

10005398 GPIO_MODE9 CLR GPIO Mode Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 79				GPIO 78				GPIO77				GPIO76			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO75				GPIO74				GPIO73				GPIO72			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO79	Bitwise CLR of Aux mode of CONN_WB_PTA [2:0] 0: Keep 1: CLR bits
26:24		GPIO78	Bitwise CLR of Aux mode of CONN_TOP_DATA
22:20		GPIO77	Bitwise CLR of Aux mode of CONN_TOP_CLK
18:16		GPIO76	Bitwise CLR of Aux mode of CONN_HRST_B
14:12		GPIO75	Bitwise CLR of Aux mode of SDA3
10:8		GPIO74	Bitwise CLR of Aux mode of SCL3
6:4		GPIO73	Bitwise CLR of Aux mode of I2S3_DO
2:0		GPIO72	Bitwise CLR of Aux mode of I2So_DI

100053A8 GPIO_MODE10 CLR GPIO Mode Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 87				GPIO 86				GPIO85				GPIO84			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO83				GPIO82				GPIO81				GPIO80			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO87	Bitwise CLR of Aux mode of EINT10 [2:0] 0: Keep 1: CLR bits
26:24		GPIO86	Bitwise CLR of Aux mode of EINT9
22:20		GPIO85	Bitwise CLR of Aux mode of EINT8
18:16		GPIO84	Bitwise CLR of Aux mode of CONN_BT_DATA
14:12		GPIO83	Bitwise CLR of Aux mode of CONN_BT_CLK
10:8		GPIO82	Bitwise CLR of Aux mode of CONN_WF_CTRL2
6:4		GPIO81	Bitwise CLR of Aux mode of CONN_WF_CTRL1
2:0		GPIO80	Bitwise CLR of Aux mode of CONN_WF_CTRL0

100053B8 GPIO_MODE1 **GPIO Mode Control** **00000000**
1 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 95				GPIO 94				GPIO93				GPIO92			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO91				GPIO90				GPIO89				GPIO88			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO95	Bitwise CLR of Aux mode of SDA2 [2:0] 0: Keep 1: CLR bits
26:24		GPIO94	Bitwise CLR of Aux mode of DRVBUS
22:20		GPIO93	Bitwise CLR of Aux mode of EINT16
18:16		GPIO92	Bitwise CLR of Aux mode of EINT15
14:12		GPIO91	Bitwise CLR of Aux mode of EINT14
10:8		GPIO90	Bitwise CLR of Aux mode of EINT13
6:4		GPIO89	Bitwise CLR of Aux mode of EINT12
2:0		GPIO88	Bitwise CLR of Aux mode of EINT11

100053C8 GPIO_MODE1 **GPIO Mode Control** **00000000**
2 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 103				GPIO 102				GPIO101				GPIO100			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO99					GPIO98				GPIO97				GPIO96		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO103	Bitwise CLR of Aux mode of SRCLKENA1 [2:0] 0: Keep 1: CLR bits
26:24		GPIO102	Bitwise CLR of Aux mode of SRCLKENAO
22:20		GPIO101	Bitwise CLR of Aux mode of SRCLKENA1
18:16		GPIO100	Bitwise CLR of Aux mode of SRCLKENA1o
14:12		GPIO99	Bitwise CLR of Aux mode of RTC32K_CK
10:8		GPIO98	Bitwise CLR of Aux mode of UTXDO
6:4		GPIO97	Bitwise CLR of Aux mode of URXDO
2:0		GPIO96	Bitwise CLR of Aux mode of SCL2

100053D8 GPIO_MODE1 **GPIO Mode Control** **00000000**
3 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 111					GPIO 110				GPIO109				GPIO108		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO107					GPIO106				GPIO105				GPIO104		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO111	Bitwise CLR of Aux mode of KPCOL2 [2:0] 0: Keep 1: CLR bits
26:24		GPIO110	Bitwise CLR of Aux mode of KPCOL1
22:20		GPIO109	Bitwise CLR of Aux mode of KPCOLO
18:16		GPIO108	Bitwise CLR of Aux mode of KPROW2
14:12		GPIO107	Bitwise CLR of Aux mode of KPROW1
10:8		GPIO106	Bitwise CLR of Aux mode of KPROWo
6:4		GPIO105	Bitwise CLR of Aux mode of WATCHDOG
2:0		GPIO104	Bitwise CLR of Aux mode of SYSRSTB

100053E8 GPIO_MODE1 **GPIO Mode Control** **00000000**
4 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 119					GPIO 118				GPIO117				GPIO116		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO115				GPIO114				GPIO113				GPIO112			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO119	Bitwise CLR of Aux mode of MSDCo_DAT5 [2:0] 0: Keep 1: CLR bits
26:24		GPIO118	Bitwise CLR of Aux mode of MSDCo_DAT4
22:20		GPIO117	Bitwise CLR of Aux mode of MSDCo_DAT3
18:16		GPIO116	Bitwise CLR of Aux mode of MSDCo_DAT2
14:12		GPIO115	Bitwise CLR of Aux mode of MSDCo_DAT1
10:8		GPIO114	Bitwise CLR of Aux mode of MSDCo_DAT0
6:4		GPIO113	Bitwise CLR of Aux mode of INT_SIM2
2:0		GPIO112	Bitwise CLR of Aux mode of INT_SIM1

100053F8 GPIO_MODE1 **GPIO Mode Control** **00000000**
5 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 127				GPIO 126				GPIO125				GPIO124			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO123				GPIO122				GPIO121				GPIO120			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO127	Bitwise CLR of Aux mode of SIM1_SRST [2:0] 0: Keep 1: CLR bits
26:24		GPIO126	Bitwise CLR of Aux mode of SIM1_SCLK
22:20		GPIO125	Bitwise CLR of Aux mode of MSDCo_RSTB
18:16		GPIO124	Bitwise CLR of Aux mode of MSDCo_DSL
14:12		GPIO123	Bitwise CLR of Aux mode of MSDCo_CLK
10:8		GPIO122	Bitwise CLR of Aux mode of MSDCo_CMD
6:4		GPIO121	Bitwise CLR of Aux mode of MSDCo_DAT7
2:0		GPIO120	Bitwise CLR of Aux mode of MSDCo_DAT6

10005408 GPIO_MODE1 **GPIO Mode Control** **00000000**
6 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 135				GPIO 134				GPIO133				GPIO132			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO131					GPIO130				GPIO129				GPIO128		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO135	Bitwise CLR of Aux mode of TDM_LRCK [2:0] 0: Keep 1: CLR bits
26:24		GPIO134	Bitwise CLR of Aux mode of MSDC1_CLK
22:20		GPIO133	Bitwise CLR of Aux mode of MSDC1_DAT3
18:16		GPIO132	Bitwise CLR of Aux mode of MSDC1_DAT2
14:12		GPIO131	Bitwise CLR of Aux mode of MSDC1_DAT1
10:8		GPIO130	Bitwise CLR of Aux mode of MSDC1_DAT0
6:4		GPIO129	Bitwise CLR of Aux mode of MSDC1_CMD
2:0		GPIO128	Bitwise CLR of Aux mode of SIM1_SIO

10005418 GPIO_MODE1 **GPIO Mode Control** **00000000**
7 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 143					GPIO 142				GPIO141				GPIO140		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO139					GPIO138				GPIO137				GPIO136		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO143	Bitwise CLR of Aux mode of PWRAP_SPIO_MO [2:0] 0: Keep 1: CLR bits
26:24		GPIO142	Bitwise CLR of Aux mode of PWRAP_SPIO_MI
22:20		GPIO141	Bitwise CLR of Aux mode of TDM_DATA3
18:16		GPIO140	Bitwise CLR of Aux mode of TDM_DATA2
14:12		GPIO139	Bitwise CLR of Aux mode of TDM_DATA1
10:8		GPIO138	Bitwise CLR of Aux mode of TDM_DATA0
6:4		GPIO137	Bitwise CLR of Aux mode of TDM_MCK
2:0		GPIO136	Bitwise CLR of Aux mode of TDM_BCK

10005428 GPIO_MODE1 **GPIO Mode Control** **00000000**
8 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 151					GPIO 150				GPIO149				GPIO148		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO147				GPIO146				GPIO145				GPIO144			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO151	Bitwise CLR of Aux mode of SCL6 [2:0] 0: Keep 1: CLR bits
26:24		GPIO150	Bitwise CLR of Aux mode of ANC_DAT_MOSI
22:20		GPIO149	Bitwise CLR of Aux mode of VOW_CLK_MISO
18:16		GPIO148	Bitwise CLR of Aux mode of AUD_DAT_MOSI
14:12		GPIO147	Bitwise CLR of Aux mode of AUD_DAT_MISO
10:8		GPIO146	Bitwise CLR of Aux mode of AUD_CLK_MOSI
6:4		GPIO145	Bitwise CLR of Aux mode of PWRAP_SPIo_CSN
2:0		GPIO144	Bitwise CLR of Aux mode of PWRAP_SPIo_CK

10005438 GPIO_MODE1 **GPIO Mode Control** **00000000**
9 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 159				GPIO 158				GPIO157				GPIO156			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO155				GPIO154				GPIO153				GPIO152			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO159	Bitwise CLR of Aux mode of TDNo [2:0] 0: Keep 1: CLR bits
26:24		GPIO158	Bitwise CLR of Aux mode of TDPO
22:20		GPIO157	Bitwise CLR of Aux mode of SIM2_SIO
18:16		GPIO156	Bitwise CLR of Aux mode of SIM2_SRST
14:12		GPIO155	Bitwise CLR of Aux mode of SIM2_SCLK
10:8		GPIO154	Bitwise CLR of Aux mode of SDA7
6:4		GPIO153	Bitwise CLR of Aux mode of SCL7
2:0		GPIO152	Bitwise CLR of Aux mode of SDA6

10005448 GPIO_MODE2 **GPIO Mode Control** **00000000**
0 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 167				GPIO 166				GPIO165				GPIO164			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO163					GPIO162				GPIO161				GPIO160		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO167	Bitwise CLR of Aux mode of TDN3 [2:0] 0: Keep 1: CLR bits
26:24		GPIO166	Bitwise CLR of Aux mode of TDP3
22:20		GPIO165	Bitwise CLR of Aux mode of TDN2
18:16		GPIO164	Bitwise CLR of Aux mode of TDP2
14:12		GPIO163	Bitwise CLR of Aux mode of TCN
10:8		GPIO162	Bitwise CLR of Aux mode of TCP
6:4		GPIO161	Bitwise CLR of Aux mode of TDN1
2:0		GPIO160	Bitwise CLR of Aux mode of TDP1

10005458 GPIO_MODE2 **GPIO Mode Control** **00000000**
1 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 175					GPIO 174				GPIO173				GPIO172		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO171					GPIO170				GPIO169				GPIO168		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO175	Bitwise CLR of Aux mode of TDN2_A [2:0] 0: Keep 1: CLR bits
26:24		GPIO174	Bitwise CLR of Aux mode of TDP2_A
22:20		GPIO173	Bitwise CLR of Aux mode of TCN_A
18:16		GPIO172	Bitwise CLR of Aux mode of TCP_A
14:12		GPIO171	Bitwise CLR of Aux mode of TDN1_A
10:8		GPIO170	Bitwise CLR of Aux mode of TDP1_A
6:4		GPIO169	Bitwise CLR of Aux mode of TDNo_A
2:0		GPIO168	Bitwise CLR of Aux mode of TDP0_A

10005468 GPIO_MODE2 **GPIO Mode Control** **00000000**
2 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 183					GPIO 182				GPIO181				GPIO180		
Type	WO					WO				WO				WO		
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO179				GPIO178				GPIO177				GPIO176			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO183	Bitwise CLR of Aux mode of RFICo_BSI_CK [2:0] 0: Keep 1: CLR bits
26:24		GPIO182	Bitwise CLR of Aux mode of TESTMODE
22:20		GPIO181	Bitwise CLR of Aux mode of IDDIG
18:16		GPIO180	Bitwise CLR of Aux mode of LCM_RST
14:12		GPIO179	Bitwise CLR of Aux mode of DSI_TE
10:8		GPIO178	Bitwise CLR of Aux mode of DISP_PWM
6:4		GPIO177	Bitwise CLR of Aux mode of TDN3_A
2:0		GPIO176	Bitwise CLR of Aux mode of TDP3_A

10005478 GPIO_MODE2 **GPIO Mode Control** **00000000**
3 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 191				GPIO 190				GPIO189				GPIO188			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO187				GPIO186				GPIO185				GPIO184			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO191	Bitwise CLR of Aux mode of MISC_MIPI_DO_1 [2:0] 0: Keep 1: CLR bits
26:24		GPIO190	Bitwise CLR of Aux mode of MISC_MIPI_CK_1
22:20		GPIO189	Bitwise CLR of Aux mode of MISC_MIPI_DO_0
18:16		GPIO188	Bitwise CLR of Aux mode of MISC_MIPI_CK_0
14:12		GPIO187	Bitwise CLR of Aux mode of RFICo_BSI_D2
10:8		GPIO186	Bitwise CLR of Aux mode of RFICo_BSI_D1
6:4		GPIO185	Bitwise CLR of Aux mode of RFICo_BSI_Do
2:0		GPIO184	Bitwise CLR of Aux mode of RFICo_BSI_EN

10005488 GPIO_MODE2 **GPIO Mode Control** **00000000**
4 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 199				GPIO 198				GPIO197				GPIO196			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO195				GPIO194				GPIO193				GPIO192			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO199	Bitwise CLR of Aux mode of BPI_BUS11 [2:0] 0: Keep 1: CLR bits
26:24		GPIO198	Bitwise CLR of Aux mode of BPI_BUS10
22:20		GPIO197	Bitwise CLR of Aux mode of BPI_BUS9
18:16		GPIO196	Bitwise CLR of Aux mode of BPI_BUS8
14:12		GPIO195	Bitwise CLR of Aux mode of BPI_BUS7
10:8		GPIO194	Bitwise CLR of Aux mode of BPI_BUS6
6:4		GPIO193	Bitwise CLR of Aux mode of BPI_BUS5
2:0		GPIO192	Bitwise CLR of Aux mode of BPI_BUS4

10005498 GPIO_MODE2 **GPIO Mode Control** **00000000**
5 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 207				GPIO 206				GPIO205				GPIO204			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO203				GPIO202				GPIO201				GPIO200			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO207	Bitwise CLR of Aux mode of BPI_BUS19_SWP1 [2:0] 0: Keep 1: CLR bits
26:24		GPIO206	Bitwise CLR of Aux mode of BPI_BUS18_SWP0
22:20		GPIO205	Bitwise CLR of Aux mode of BPI_BUS17_VM1
18:16		GPIO204	Bitwise CLR of Aux mode of BPI_BUS16_VM0
14:12		GPIO203	Bitwise CLR of Aux mode of BPI_BUS15_ANT3
10:8		GPIO202	Bitwise CLR of Aux mode of BPI_BUS14_ANT2
6:4		GPIO201	Bitwise CLR of Aux mode of BPI_BUS13_ANT1
2:0		GPIO200	Bitwise CLR of Aux mode of BPI_BUS12_ANT0

100054A8 GPIO_MODE2 **GPIO Mode Control** **00000000**
6 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 215				GPIO 214				GPIO213				GPIO212			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO211				GPIO210				GPIO209				GPIO208			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO215	Bitwise CLR of Aux mode of BPI_BUS3 [2:0] 0: Keep 1: CLR bits
26:24		GPIO214	Bitwise CLR of Aux mode of BPI_BUS2
22:20		GPIO213	Bitwise CLR of Aux mode of BPI_BUS1
18:16		GPIO212	Bitwise CLR of Aux mode of BPI_BUS0
14:12		GPIO211	Bitwise CLR of Aux mode of BPI_BUS23_DET1
10:8		GPIO210	Bitwise CLR of Aux mode of BPI_BUS22_DET0
6:4		GPIO209	Bitwise CLR of Aux mode of BPI_BUS21_SWP3
2:0		GPIO208	Bitwise CLR of Aux mode of BPI_BUS20_SWP2

100054B8 GPIO_MODE2 **GPIO Mode Control** **00000000**
7 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 223				GPIO 222				GPIO221				GPIO220			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO219				GPIO218				GPIO217				GPIO216			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO223	Bitwise CLR of Aux mode of WF_QN [2:0] 0: Keep 1: CLR bits
26:24		GPIO222	Bitwise CLR of Aux mode of WF_QP
22:20		GPIO221	Bitwise CLR of Aux mode of WF_IN
18:16		GPIO220	Bitwise CLR of Aux mode of WF_IP
14:12		GPIO219	Bitwise CLR of Aux mode of MISC_MIPI_DO_3
10:8		GPIO218	Bitwise CLR of Aux mode of MISC_MIPI_CK_3
6:4		GPIO217	Bitwise CLR of Aux mode of MISC_MIPI_DO_2
2:0		GPIO216	Bitwise CLR of Aux mode of MISC_MIPI_CK_2

100054C8 GPIO_MODE2 **GPIO Mode Control** **00000000**
8 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 231				GPIO 230				GPIO229				GPIO228			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO227				GPIO226				GPIO225				GPIO224			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO231	Bitwise CLR of Aux mode of GPS_QN [2:0] 0: Keep 1: CLR bits
26:24		GPIO230	Bitwise CLR of Aux mode of GPS_QP
22:20		GPIO229	Bitwise CLR of Aux mode of GPS_IN
18:16		GPIO228	Bitwise CLR of Aux mode of GPS_IP
14:12		GPIO227	Bitwise CLR of Aux mode of BT_QN
10:8		GPIO226	Bitwise CLR of Aux mode of BT_QP
6:4		GPIO225	Bitwise CLR of Aux mode of BT_IN
2:0		GPIO224	Bitwise CLR of Aux mode of BT_IP

100054D8 GPIO_MODE2 **GPIO Mode Control** **00000000**
9 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 239				GPIO 238				GPIO237				GPIO236			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO235				GPIO234				GPIO233				GPIO232			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO239	Bitwise CLR of Aux mode of SCL4 [2:0] 0: Keep 1: CLR bits
26:24		GPIO238	Bitwise CLR of Aux mode of SDA4
22:20		GPIO237	Bitwise CLR of Aux mode of SPI1_CS
18:16		GPIO236	Bitwise CLR of Aux mode of SPI1_MO
14:12		GPIO235	Bitwise CLR of Aux mode of SPI1_MI
10:8		GPIO234	Bitwise CLR of Aux mode of SPI1_CK
6:4		GPIO233	Bitwise CLR of Aux mode of UTXD1
2:0		GPIO232	Bitwise CLR of Aux mode of URXD1

100054E8 GPIO_MODE3 **GPIO Mode Control** **00000000**
0 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 247				GPIO 246				GPIO245				GPIO244			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO243				GPIO242				GPIO241				GPIO240			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO247	Bitwise CLR of Aux mode of I2S1_BCK [2:0] 0: Keep 1: CLR bits
26:24		GPIO246	Bitwise CLR of Aux mode of I2S1_LRCK
22:20		GPIO245	Bitwise CLR of Aux mode of SPI2_CS
18:16		GPIO244	Bitwise CLR of Aux mode of SPI2_MO
14:12		GPIO243	Bitwise CLR of Aux mode of SPI2_MI
10:8		GPIO242	Bitwise CLR of Aux mode of SPI2_CK
6:4		GPIO241	Bitwise CLR of Aux mode of SCL5
2:0		GPIO240	Bitwise CLR of Aux mode of SDA5

100054F8 GPIO_MODE3 **GPIO Mode Control** **00000000**
1 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO 255				GPIO 254				GPIO253				GPIO252			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO251				GPIO250				GPIO249				GPIO248			
Type	WO				WO				WO				WO			
Reset		0	0	0		0	0	0		0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
30:28		GPIO255	Bitwise CLR of Aux mode of AUD_INTN [2:0] 0: Keep 1: CLR bits
26:24		GPIO254	Bitwise CLR of Aux mode of I2S1_MCK
22:20		GPIO253	Bitwise CLR of Aux mode of SPI3_CS
18:16		GPIO252	Bitwise CLR of Aux mode of SPI3_CK
14:12		GPIO251	Bitwise CLR of Aux mode of SPI3_MO
10:8		GPIO250	Bitwise CLR of Aux mode of SPI3_MI
6:4		GPIO249	Bitwise CLR of Aux mode of I2S1_DO
2:0		GPIO248	Bitwise CLR of Aux mode of I2S2_DI

10005508 GPIO_MODE3 **GPIO Mode Control** **00000000**
2 CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										GPIO 261				GPIO260		
Type										WO				WO		
Reset										0	0	0		0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO259				GPIO258				GPIO257				GPIO256			
Type	WO				WO				WO				WO			
Reset	0				0				0				0			

Bit(s)	Mnemonic	Name	Description
22:20		GPIO261	Bitwise CLR of Aux mode of JTRST_B [2:0] 0: Keep 1: CLR bits
18:16		GPIO260	Bitwise CLR of Aux mode of JTDO
14:12		GPIO259	Bitwise CLR of Aux mode of JTDI
10:8		GPIO258	Bitwise CLR of Aux mode of JTCK
6:4		GPIO257	Bitwise CLR of Aux mode of JTMS
2:0		GPIO256	Bitwise CLR of Aux mode of AUD_PDN

1000530C GPIO_MODE0 MOD **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO7				GPIO6				GPIO5				GPIO4			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO3				GPIO2				GPIO1				GPIO0			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO7	Alternative way to set up Aux mode of CSIoB_LoN_ToB [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO6	Alternative way to set up Aux mode of CSIoB_LoP_ToA
23:20		GPIO5	Alternative way to set up Aux mode of CSIoA_L2N_T1C
19:16		GPIO4	Alternative way to set up Aux mode of CSIoA_L2P_T1B
15:12		GPIO3	Alternative way to set up Aux mode of CSIoA_L1N_T1A
11:8		GPIO2	Alternative way to set up Aux mode of CSIoA_L1P_ToC
7:4		GPIO1	Alternative way to set up Aux mode of CSIoA_LoN_ToB
3:0		GPIO0	Alternative way to set up Aux mode of CSIoA_LoP_ToA

1000531C GPIO_MODE1 MOD **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	GPIO15				GPIO14				GPIO13				GPIO12			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO11				GPIO10				GPIO9				GPIO8			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO15	Alternative way to set up Aux mode of CSI1A_L2N_T1C [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO14	Alternative way to set up Aux mode of CSI1A_L2P_T1B
23:20		GPIO13	Alternative way to set up Aux mode of CSI1A_L1N_T1A
19:16		GPIO12	Alternative way to set up Aux mode of CSI1A_L1P_ToC
15:12		GPIO11	Alternative way to set up Aux mode of CSI1A_LoN_ToB
11:8		GPIO10	Alternative way to set up Aux mode of CSI1A_LoP_ToA
7:4		GPIO9	Alternative way to set up Aux mode of CSIoB_L1N_T1A
3:0		GPIO8	Alternative way to set up Aux mode of CSIoB_L1P_ToC

1000532C GPIO_MODE2 MOD **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO23				GPIO22				GPIO21				GPIO20			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO19				GPIO18				GPIO17				GPIO16			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO23	Alternative way to set up Aux mode of CSI2_LoN_ToB [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO22	Alternative way to set up Aux mode of CSI2_LoP_ToA
23:20		GPIO21	Alternative way to set up Aux mode of CSI1B_L2N_T1C
19:16		GPIO20	Alternative way to set up Aux mode of CSI1B_L2P_T1B
15:12		GPIO19	Alternative way to set up Aux mode of

Bit(s)	Mnemonic	Name	Description
11:8		GPIO18	CSI1B_L1N_T1A Alternative way to set up Aux mode of CSI1B_L1P_ToC
7:4		GPIO17	Alternative way to set up Aux mode of CSI1B_LoN_ToB
3:0		GPIO16	Alternative way to set up Aux mode of CSI1B_LoP_ToA

1000533C GPIO_MODE3 **GPIO Mode Control** **00000000**
MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO31				GPIO30				GPIO29				GPIO28			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO27				GPIO26				GPIO25				GPIO24			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO31	Alternative way to set up Aux mode of CAM_CLK1 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO30	Alternative way to set up Aux mode of CAM_CLK0
23:20		GPIO29	Alternative way to set up Aux mode of CAM_PDN1
19:16		GPIO28	Alternative way to set up Aux mode of CAM_PDNo
15:12		GPIO27	Alternative way to set up Aux mode of CSI2_L2N_T1C
11:8		GPIO26	Alternative way to set up Aux mode of CSI2_L2P_T1B
7:4		GPIO25	Alternative way to set up Aux mode of CSI2_L1N_T1A
3:0		GPIO24	Alternative way to set up Aux mode of CSI2_L1P_ToC

1000534C GPIO_MODE4 **GPIO Mode Control** **00000000**
MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO39				GPIO38				GPIO37				GPIO36			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO35				GPIO34				GPIO33				GPIO32			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO39	Alternative way to set up Aux mode of DPI_Do [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO38	Alternative way to set up Aux mode of SDAo
23:20		GPIO37	Alternative way to set up Aux mode of SCLO
19:16		GPIO36	Alternative way to set up Aux mode of CAM_CLK2
15:12		GPIO35	Alternative way to set up Aux mode of CAM_RST2
11:8		GPIO34	Alternative way to set up Aux mode of CAM_PDN2
7:4		GPIO33	Alternative way to set up Aux mode of CAM_RST1
3:0		GPIO32	Alternative way to set up Aux mode of CAM_RSTo

1000535C GPIO_MODE5 **GPIO Mode Control** **00000000**
MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO47				GPIO46				GPIO45				GPIO44			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO43				GPIO42				GPIO41				GPIO40			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO47	Alternative way to set up Aux mode of DPI_D8 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO46	Alternative way to set up Aux mode of DPI_D7
23:20		GPIO45	Alternative way to set up Aux mode of DPI_D6
19:16		GPIO44	Alternative way to set up Aux mode of DPI_D5
15:12		GPIO43	Alternative way to set up Aux mode of DPI_D4
11:8		GPIO42	Alternative way to set up Aux mode of DPI_D3
7:4		GPIO41	Alternative way to set up Aux mode of DPI_D2
3:0		GPIO40	Alternative way to set up Aux mode of DPI_D1

1000536C GPIO_MODE6 **GPIO Mode Control** **00000000**
MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO55				GPIO54				GPIO53				GPIO52			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO51				GPIO50				GPIO49				GPIO48			

Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO55	Alternative way to set up Aux mode of SCL1 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO54	Alternative way to set up Aux mode of DPI_VSYNC
23:20		GPIO53	Alternative way to set up Aux mode of DPI_HSYNC
19:16		GPIO52	Alternative way to set up Aux mode of DPI_CK
15:12		GPIO51	Alternative way to set up Aux mode of DPI_DE
11:8		GPIO50	Alternative way to set up Aux mode of DPI_D11
7:4		GPIO49	Alternative way to set up Aux mode of DPI_D10
3:0		GPIO48	Alternative way to set up Aux mode of DPI_D9

1000537C GPIO_MODE7 MOD **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO63				GPIO62				GPIO61				GPIO60			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO59				GPIO58				GPIO57				GPIO56			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO63	Alternative way to set up Aux mode of EINT2 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO62	Alternative way to set up Aux mode of EINT1
23:20		GPIO61	Alternative way to set up Aux mode of EINT0
19:16		GPIO60	Alternative way to set up Aux mode of SPIO_CS
15:12		GPIO59	Alternative way to set up Aux mode of SPIO_MO
11:8		GPIO58	Alternative way to set up Aux mode of SPIO_MI
7:4		GPIO57	Alternative way to set up Aux mode of SPIO_CK
3:0		GPIO56	Alternative way to set up Aux mode of SDA1

1000538C GPIO_MODE8 MOD **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO71				GPIO70				GPIO69				GPIO68			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	GPIO67				GPIO66				GPIO65				GPIO64			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO71	Alternative way to set up Aux mode of I2So_MCK [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO70	Alternative way to set up Aux mode of I2So_BCK
23:20		GPIO69	Alternative way to set up Aux mode of I2So_LRCK
19:16		GPIO68	Alternative way to set up Aux mode of EINT7
15:12		GPIO67	Alternative way to set up Aux mode of EINT6
11:8		GPIO66	Alternative way to set up Aux mode of EINT5
7:4		GPIO65	Alternative way to set up Aux mode of EINT4
3:0		GPIO64	Alternative way to set up Aux mode of EINT3

1000539C GPIO_MODE9 MOD **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO79				GPIO78				GPIO77				GPIO76			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO75				GPIO74				GPIO73				GPIO72			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO79	Alternative way to set up Aux mode of CONN_WB_PTA [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO78	Alternative way to set up Aux mode of CONN_TOP_DATA
23:20		GPIO77	Alternative way to set up Aux mode of CONN_TOP_CLK
19:16		GPIO76	Alternative way to set up Aux mode of CONN_HRST_B
15:12		GPIO75	Alternative way to set up Aux mode of SDA3
11:8		GPIO74	Alternative way to set up Aux mode of SCL3
7:4		GPIO73	Alternative way to set up Aux mode of I2S3_DO
3:0		GPIO72	Alternative way to set up Aux mode of I2So_DI

100053AC GPIO_MODE10 MOD **GPIO Mode Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	GPIO87				GPIO86				GPIO85				GPIO84			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO83				GPIO82				GPIO81				GPIO80			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO87	Alternative way to set up Aux mode of EINT10 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO86	Alternative way to set up Aux mode of EINT9
23:20		GPIO85	Alternative way to set up Aux mode of EINT8
19:16		GPIO84	Alternative way to set up Aux mode of CONN_BT_DATA
15:12		GPIO83	Alternative way to set up Aux mode of CONN_BT_CLK
11:8		GPIO82	Alternative way to set up Aux mode of CONN_WF_CTRL2
7:4		GPIO81	Alternative way to set up Aux mode of CONN_WF_CTRL1
3:0		GPIO80	Alternative way to set up Aux mode of CONN_WF_CTRL0

100053BC GPIO_MODE1
1_MOD

GPIO Mode Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO95				GPIO94				GPIO93				GPIO92			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO91				GPIO90				GPIO89				GPIO88			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO95	Alternative way to set up Aux mode of SDA2 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO94	Alternative way to set up Aux mode of DRVBUS
23:20		GPIO93	Alternative way to set up Aux mode of EINT16
19:16		GPIO92	Alternative way to set up Aux mode of EINT15
15:12		GPIO91	Alternative way to set up Aux mode of EINT14
11:8		GPIO90	Alternative way to set up Aux mode of EINT13
7:4		GPIO89	Alternative way to set up Aux mode of EINT12
3:0		GPIO88	Alternative way to set up Aux mode of EINT11

100053CC GPIO_MODE1 **GPIO Mode Control** **00000000**
2 MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO103				GPIO102				GPIO101				GPIO100			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO99				GPIO98				GPIO97				GPIO96			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO103	Alternative way to set up Aux mode of SRCLKENA1 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO102	Alternative way to set up Aux mode of SRCLKENAO
23:20		GPIO101	Alternative way to set up Aux mode of SRCLKENAI1
19:16		GPIO100	Alternative way to set up Aux mode of SRCLKENAI0
15:12		GPIO99	Alternative way to set up Aux mode of RTC32K_CK
11:8		GPIO98	Alternative way to set up Aux mode of UTXDO
7:4		GPIO97	Alternative way to set up Aux mode of URXDO
3:0		GPIO96	Alternative way to set up Aux mode of SCL2

100053DC GPIO_MODE1 **GPIO Mode Control** **00000000**
3 MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO111				GPIO110				GPIO109				GPIO108			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO107				GPIO106				GPIO105				GPIO104			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO111	Alternative way to set up Aux mode of KPCOL2 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO110	Alternative way to set up Aux mode of KPCOL1
23:20		GPIO109	Alternative way to set up Aux mode of KPCOL0
19:16		GPIO108	Alternative way to set up Aux mode of KPROW2
15:12		GPIO107	Alternative way to set up Aux mode of KPROW1
11:8		GPIO106	Alternative way to set up Aux mode of KPROW0
7:4		GPIO105	Alternative way to set up Aux mode of

Bit(s)	Mnemonic	Name	Description
3:0		GPIO104	WATCHDOG Alternative way to set up Aux mode of SYSRSTB

100053EC GPIO_MODE1 **GPIO Mode Control** **00000000**
4_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO119				GPIO118				GPIO117				GPIO116			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO115				GPIO114				GPIO113				GPIO112			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO119	Alternative way to set up Aux mode of MSDCo_DAT5 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO118	Alternative way to set up Aux mode of MSDCo_DAT4
23:20		GPIO117	Alternative way to set up Aux mode of MSDCo_DAT3
19:16		GPIO116	Alternative way to set up Aux mode of MSDCo_DAT2
15:12		GPIO115	Alternative way to set up Aux mode of MSDCo_DAT1
11:8		GPIO114	Alternative way to set up Aux mode of MSDCo_DAT0
7:4		GPIO113	Alternative way to set up Aux mode of INT_SIM2
3:0		GPIO112	Alternative way to set up Aux mode of INT_SIM1

100053FC GPIO_MODE1 **GPIO Mode Control** **00000000**
5_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO127				GPIO126				GPIO125				GPIO124			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO123				GPIO122				GPIO121				GPIO120			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO127	Alternative way to set up Aux mode of SIM1_SRST [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set.

Bit(s)	Mnemonic	Name	Description
			1: Mode is set.
27:24		GPIO126	Alternative way to set up Aux mode of SIM1_SCLK
23:20		GPIO125	Alternative way to set up Aux mode of MSDCo_RSTB
19:16		GPIO124	Alternative way to set up Aux mode of MSDCo_DSL
15:12		GPIO123	Alternative way to set up Aux mode of MSDCo_CLK
11:8		GPIO122	Alternative way to set up Aux mode of MSDCo_CMD
7:4		GPIO121	Alternative way to set up Aux mode of MSDCo_DAT7
3:0		GPIO120	Alternative way to set up Aux mode of MSDCo_DAT6

1000540C GPIO_MODE1 GPIO Mode Control 00000000
6_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO135				GPIO134				GPIO133				GPIO132			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO131				GPIO130				GPIO129				GPIO128			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO135	Alternative way to set up Aux mode of TDM_LRCK [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO134	Alternative way to set up Aux mode of MSDC1_CLK
23:20		GPIO133	Alternative way to set up Aux mode of MSDC1_DAT3
19:16		GPIO132	Alternative way to set up Aux mode of MSDC1_DAT2
15:12		GPIO131	Alternative way to set up Aux mode of MSDC1_DAT1
11:8		GPIO130	Alternative way to set up Aux mode of MSDC1_DAT0
7:4		GPIO129	Alternative way to set up Aux mode of MSDC1_CMD
3:0		GPIO128	Alternative way to set up Aux mode of SIM1_SIO

1000541C GPIO_MODE1 GPIO Mode Control 00000000
7_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO143				GPIO142				GPIO141				GPIO140			
Type	WO				WO				WO				WO			

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO139				GPIO138				GPIO137				GPIO136			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO143	Alternative way to set up Aux mode of PWRAP_SPIO_MO [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO142	Alternative way to set up Aux mode of PWRAP_SPIO_MI
23:20		GPIO141	Alternative way to set up Aux mode of TDM_DATA3
19:16		GPIO140	Alternative way to set up Aux mode of TDM_DATA2
15:12		GPIO139	Alternative way to set up Aux mode of TDM_DATA1
11:8		GPIO138	Alternative way to set up Aux mode of TDM_DATA0
7:4		GPIO137	Alternative way to set up Aux mode of TDM_MCK
3:0		GPIO136	Alternative way to set up Aux mode of TDM_BCK

1000542C GPIO_MODE1
8 MOD

GPIO Mode Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO151				GPIO150				GPIO149				GPIO148			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO147				GPIO146				GPIO145				GPIO144			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO151	Alternative way to set up Aux mode of SCL6 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO150	Alternative way to set up Aux mode of ANC_DAT_MOSI
23:20		GPIO149	Alternative way to set up Aux mode of VOW_CLK_MISO
19:16		GPIO148	Alternative way to set up Aux mode of AUD_DAT_MOSI
15:12		GPIO147	Alternative way to set up Aux mode of AUD_DAT_MISO
11:8		GPIO146	Alternative way to set up Aux mode of AUD_CLK_MOSI
7:4		GPIO145	Alternative way to set up Aux mode of

Bit(s)	Mnemonic	Name	Description
3:0		GPIO144	PWRAP_SPIo_CSN Alternative way to set up Aux mode of PWRAP_SPIo_CK

1000543C GPIO_MODE1 **GPIO Mode Control** **00000000**
9 MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO159				GPIO158				GPIO157				GPIO156			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO155				GPIO154				GPIO153				GPIO152			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO159	Alternative way to set up Aux mode of TDNo [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO158	Alternative way to set up Aux mode of TDPo
23:20		GPIO157	Alternative way to set up Aux mode of SIM2_SIO
19:16		GPIO156	Alternative way to set up Aux mode of SIM2_SRST
15:12		GPIO155	Alternative way to set up Aux mode of SIM2_SCLK
11:8		GPIO154	Alternative way to set up Aux mode of SDA7
7:4		GPIO153	Alternative way to set up Aux mode of SCL7
3:0		GPIO152	Alternative way to set up Aux mode of SDA6

1000544C GPIO_MODE2 **GPIO Mode Control** **00000000**
0 MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO167				GPIO166				GPIO165				GPIO164			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO163				GPIO162				GPIO161				GPIO160			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO167	Alternative way to set up Aux mode of TDN3 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO166	Alternative way to set up Aux mode of TDP3
23:20		GPIO165	Alternative way to set up Aux mode of TDN2

Bit(s)	Mnemonic	Name	Description
19:16		GPIO164	Alternative way to set up Aux mode of TDP2
15:12		GPIO163	Alternative way to set up Aux mode of TCN
11:8		GPIO162	Alternative way to set up Aux mode of TCP
7:4		GPIO161	Alternative way to set up Aux mode of TDN1
3:0		GPIO160	Alternative way to set up Aux mode of TDP1

1000545C GPIO_MODE2 GPIO Mode Control 00000000
1_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO175				GPIO174				GPIO173				GPIO172			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO171				GPIO170				GPIO169				GPIO168			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO175	Alternative way to set up Aux mode of TDN2_A [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO174	Alternative way to set up Aux mode of TDP2_A
23:20		GPIO173	Alternative way to set up Aux mode of TCN_A
19:16		GPIO172	Alternative way to set up Aux mode of TCP_A
15:12		GPIO171	Alternative way to set up Aux mode of TDN1_A
11:8		GPIO170	Alternative way to set up Aux mode of TDP1_A
7:4		GPIO169	Alternative way to set up Aux mode of TDNo_A
3:0		GPIO168	Alternative way to set up Aux mode of TDPo_A

1000546C GPIO_MODE2 GPIO Mode Control 00000000
2_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO183				GPIO182				GPIO181				GPIO180			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO179				GPIO178				GPIO177				GPIO176			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO183	Alternative way to set up Aux mode of RFICo_BSI_CK [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.

Bit(s)	Mnemonic	Name	Description
27:24		GPIO182	Alternative way to set up Aux mode of TESTMODE
23:20		GPIO181	Alternative way to set up Aux mode of IDDIG
19:16		GPIO180	Alternative way to set up Aux mode of LCM_RST
15:12		GPIO179	Alternative way to set up Aux mode of DSI_TE
11:8		GPIO178	Alternative way to set up Aux mode of DISP_PWM
7:4		GPIO177	Alternative way to set up Aux mode of TDN3_A
3:0		GPIO176	Alternative way to set up Aux mode of TDP3_A

1000547C GPIO_MODE2 GPIO Mode Control 00000000
3 MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO191				GPIO190				GPIO189				GPIO188			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO187				GPIO186				GPIO185				GPIO184			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO191	Alternative way to set up Aux mode of MISC_MIPI_DO_1 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO190	Alternative way to set up Aux mode of MISC_MIPI_CK_1
23:20		GPIO189	Alternative way to set up Aux mode of MISC_MIPI_DO_o
19:16		GPIO188	Alternative way to set up Aux mode of MISC_MIPI_CK_o
15:12		GPIO187	Alternative way to set up Aux mode of RFICo_BSI_D2
11:8		GPIO186	Alternative way to set up Aux mode of RFICo_BSI_D1
7:4		GPIO185	Alternative way to set up Aux mode of RFICo_BSI_Do
3:0		GPIO184	Alternative way to set up Aux mode of RFICo_BSI_EN

1000548C GPIO_MODE2 GPIO Mode Control 00000000
4 MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO199				GPIO198				GPIO197				GPIO196			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO195				GPIO194				GPIO193				GPIO192			
Type	WO				WO				WO				WO			

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:28		GPIO199	Alternative way to set up Aux mode of BPI_BUS11 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO198	Alternative way to set up Aux mode of BPI_BUS10
23:20		GPIO197	Alternative way to set up Aux mode of BPI_BUS9
19:16		GPIO196	Alternative way to set up Aux mode of BPI_BUS8
15:12		GPIO195	Alternative way to set up Aux mode of BPI_BUS7
11:8		GPIO194	Alternative way to set up Aux mode of BPI_BUS6
7:4		GPIO193	Alternative way to set up Aux mode of BPI_BUS5
3:0		GPIO192	Alternative way to set up Aux mode of BPI_BUS4

1000549C GPIO_MODE2 GPIO Mode Control 00000000
5_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO207				GPIO206				GPIO205				GPIO204			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO203				GPIO202				GPIO201				GPIO200			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO207	Alternative way to set up Aux mode of BPI_BUS19_SWP1 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO206	Alternative way to set up Aux mode of BPI_BUS18_SWP0
23:20		GPIO205	Alternative way to set up Aux mode of BPI_BUS17_VM1
19:16		GPIO204	Alternative way to set up Aux mode of BPI_BUS16_VMO
15:12		GPIO203	Alternative way to set up Aux mode of BPI_BUS15_ANT3
11:8		GPIO202	Alternative way to set up Aux mode of BPI_BUS14_ANT2
7:4		GPIO201	Alternative way to set up Aux mode of BPI_BUS13_ANT1
3:0		GPIO200	Alternative way to set up Aux mode of BPI_BUS12_ANT0

100054AC GPIO_MODE2 GPIO Mode Control 00000000
6_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO215				GPIO214				GPIO213				GPIO212			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO211				GPIO210				GPIO209				GPIO208			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO215	Alternative way to set up Aux mode of BPI_BUS3 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO214	Alternative way to set up Aux mode of BPI_BUS2
23:20		GPIO213	Alternative way to set up Aux mode of BPI_BUS1
19:16		GPIO212	Alternative way to set up Aux mode of BPI_BUS0
15:12		GPIO211	Alternative way to set up Aux mode of BPI_BUS23_DET1
11:8		GPIO210	Alternative way to set up Aux mode of BPI_BUS22_DET0
7:4		GPIO209	Alternative way to set up Aux mode of BPI_BUS21_SWP3
3:0		GPIO208	Alternative way to set up Aux mode of BPI_BUS20_SWP2

100054BC GPIO_MODE2
7_MOD
GPIO Mode Control
00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO223				GPIO222				GPIO221				GPIO220			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO219				GPIO218				GPIO217				GPIO216			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO223	Alternative way to set up Aux mode of WF_QN [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO222	Alternative way to set up Aux mode of WF_QP
23:20		GPIO221	Alternative way to set up Aux mode of WF_IN
19:16		GPIO220	Alternative way to set up Aux mode of WF_IP
15:12		GPIO219	Alternative way to set up Aux mode of MISC_MIPI_DO_3
11:8		GPIO218	Alternative way to set up Aux mode of MISC_MIPI_CK_3
7:4		GPIO217	Alternative way to set up Aux mode of MISC_MIPI_DO_2
3:0		GPIO216	Alternative way to set up Aux mode of

Bit(s)	Mnemonic	Name	Description
MISC_MIPI_CK_2			

100054CC GPIO_MODE2 **GPIO Mode Control** **00000000**
8_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO231				GPIO230				GPIO229				GPIO228			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO227				GPIO226				GPIO225				GPIO224			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO231	Alternative way to set up Aux mode of GPS_QN [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO230	Alternative way to set up Aux mode of GPS_QP
23:20		GPIO229	Alternative way to set up Aux mode of GPS_IN
19:16		GPIO228	Alternative way to set up Aux mode of GPS_IP
15:12		GPIO227	Alternative way to set up Aux mode of BT_QN
11:8		GPIO226	Alternative way to set up Aux mode of BT_QP
7:4		GPIO225	Alternative way to set up Aux mode of BT_IN
3:0		GPIO224	Alternative way to set up Aux mode of BT_IP

100054DC GPIO_MODE2 **GPIO Mode Control** **00000000**
9_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO239				GPIO238				GPIO237				GPIO236			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO235				GPIO234				GPIO233				GPIO232			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO239	Alternative way to set up Aux mode of SCL4 [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO238	Alternative way to set up Aux mode of SDA4
23:20		GPIO237	Alternative way to set up Aux mode of SPI1_CS
19:16		GPIO236	Alternative way to set up Aux mode of SPI1_MO
15:12		GPIO235	Alternative way to set up Aux mode of SPI1_MI
11:8		GPIO234	Alternative way to set up Aux mode of SPI1_CK

Bit(s)	Mnemonic	Name	Description
7:4		GPIO233	Alternative way to set up Aux mode of UTXD1
3:0		GPIO232	Alternative way to set up Aux mode of URXD1

100054EC GPIO_MODE3 **GPIO Mode Control** **00000000**
0_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO247				GPIO246				GPIO245				GPIO244			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO243				GPIO242				GPIO241				GPIO240			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO247	Alternative way to set up Aux mode of I2S1_BCK [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO246	Alternative way to set up Aux mode of I2S1_LRCK
23:20		GPIO245	Alternative way to set up Aux mode of SPI2_CS
19:16		GPIO244	Alternative way to set up Aux mode of SPI2_MO
15:12		GPIO243	Alternative way to set up Aux mode of SPI2_MI
11:8		GPIO242	Alternative way to set up Aux mode of SPI2_CK
7:4		GPIO241	Alternative way to set up Aux mode of SCL5
3:0		GPIO240	Alternative way to set up Aux mode of SDA5

100054FC GPIO_MODE3 **GPIO Mode Control** **00000000**
1_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GPIO255				GPIO254				GPIO253				GPIO252			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO251				GPIO250				GPIO249				GPIO248			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		GPIO255	Alternative way to set up Aux mode of AUD_INTN [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
27:24		GPIO254	Alternative way to set up Aux mode of I2S1_MCK
23:20		GPIO253	Alternative way to set up Aux mode of SPI3_CS
19:16		GPIO252	Alternative way to set up Aux mode of SPI3_CK

Bit(s)	Mnemonic	Name	Description
15:12		GPIO251	Alternative way to set up Aux mode of SPI3_MO
11:8		GPIO250	Alternative way to set up Aux mode of SPI3_MI
7:4		GPIO249	Alternative way to set up Aux mode of I2S1_DO
3:0		GPIO248	Alternative way to set up Aux mode of I2S2_DI

1000550C GPIO_MODE3 **GPIO Mode Control** **00000000**
2_MOD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									GPIO261				GPIO260			
Type									WO				WO			
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GPIO259				GPIO258				GPIO257				GPIO256			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:20		GPIO261	Alternative way to set up Aux mode of JTRST_B [2:0]: Target Aux. mode [3]: Enable mode setup 0: Mode is not set. 1: Mode is set.
19:16		GPIO260	Alternative way to set up Aux mode of JTDO
15:12		GPIO259	Alternative way to set up Aux mode of JTDI
11:8		GPIO258	Alternative way to set up Aux mode of JTCK
7:4		GPIO257	Alternative way to set up Aux mode of JTMS
3:0		GPIO256	Alternative way to set up Aux mode of AUD_PDN

10005600 MISC **GPIO Related Misc Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DUMMY															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DUMMY															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DUMMY	Chip related misc options [0]: test_in_utmi_en [1]: usb_i2c_mode_en [3]: wbg_gpi_enable [4]: pta_pin_to_lte_en [5]: pta_pin_to_conn_en [31]: osc_out_mon_en

10005604 MISC_SET **GPIO Related Misc Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DUMMY															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DUMMY															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DUMMY	Bitwise SET operation of MISC 0: Keep 1: SET bits

10005608 MISC CLR **GPIO Related Misc Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DUMMY															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DUMMY															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		DUMMY	Bitwise CLR operation of MISC 0: Keep 1: SET bits

Module name: IO_CFG_L Base address: (+10002000h)

Address	Name	Width	Register Function
10002000	<u>IES_CFGo</u>	32	IES Control
10002004	<u>IES_CFGo SET</u>	32	IES Control
10002008	<u>IES_CFGo CLR</u>	32	IES Control
10002010	<u>IES_CFG1</u>	32	IES Control
10002014	<u>IES_CFG1 SET</u>	32	IES Control
10002018	<u>IES_CFG1 CLR</u>	32	IES Control
10002020	<u>SR_CFGo</u>	32	SR Control
10002024	<u>SR_CFGo SET</u>	32	SR Control
10002028	<u>SR_CFGo CLR</u>	32	SR Control
10002030	<u>SR_CFG1</u>	32	SR Control
10002034	<u>SR_CFG1 SET</u>	32	SR Control
10002038	<u>SR_CFG1 CLR</u>	32	SR Control
10002040	<u>SMT_CFGo</u>	32	SMT Control
10002044	<u>SMT_CFGo SET</u>	32	SMT Control
10002048	<u>SMT_CFGo CLR</u>	32	SMT Control

Address	Name	Width	Register Function
10002050	<u>SMT_CFG1</u>	32	SMT Control
10002054	<u>SMT_CFG1_SET</u>	32	SMT Control
10002058	<u>SMT_CFG1_CLR</u>	32	SMT Control
10002060	<u>TDSEL_CFG0</u>	32	TDSEL Control
10002064	<u>TDSEL_CFG0_SET</u>	32	TDSEL Control
10002068	<u>TDSEL_CFG0_CLR</u>	32	TDSEL Control
10002070	<u>TDSEL_CFG1</u>	32	TDSEL Control
10002074	<u>TDSEL_CFG1_SET</u>	32	TDSEL Control
10002078	<u>TDSEL_CFG1_CLR</u>	32	TDSEL Control
10002080	<u>TDSEL_CFG2</u>	32	TDSEL Control
10002084	<u>TDSEL_CFG2_SET</u>	32	TDSEL Control
10002088	<u>TDSEL_CFG2_CLR</u>	32	TDSEL Control
10002090	<u>RDSEL_CFG0</u>	32	RDSEL Control
10002094	<u>RDSEL_CFG0_SET</u>	32	RDSEL Control
10002098	<u>RDSEL_CFG0_CLR</u>	32	RDSEL Control
100020A0	<u>RDSEL_CFG1</u>	32	RDSEL Control
100020A4	<u>RDSEL_CFG1_SET</u>	32	RDSEL Control
100020A8	<u>RDSEL_CFG1_CLR</u>	32	RDSEL Control
100020B0	<u>PU_CFG0</u>	32	PU Control
100020B4	<u>PU_CFG0_SET</u>	32	PU Control
100020B8	<u>PU_CFG0_CLR</u>	32	PU Control
100020C0	<u>PU_CFG1</u>	32	PU Control
100020C4	<u>PU_CFG1_SET</u>	32	PU Control
100020C8	<u>PU_CFG1_CLR</u>	32	PU Control
100020D0	<u>PD_CFG0</u>	32	PD Control
100020D4	<u>PD_CFG0_SET</u>	32	PD Control
100020D8	<u>PD_CFG0_CLR</u>	32	PD Control
100020E0	<u>PD_CFG1</u>	32	PD Control
100020E4	<u>PD_CFG1_SET</u>	32	PD Control
100020E8	<u>PD_CFG1_CLR</u>	32	PD Control
100020F0	<u>DRV_CFG0</u>	32	DRV Control
100020F4	<u>DRV_CFG0_SET</u>	32	DRV Control
100020F8	<u>DRV_CFG0_CLR</u>	32	DRV Control
10002100	<u>DRV_CFG1</u>	32	DRV Control
10002104	<u>DRV_CFG1_SET</u>	32	DRV Control
10002108	<u>DRV_CFG1_CLR</u>	32	DRV Control
10002110	<u>PUDD_CFG0</u>	32	PUPD Control
10002114	<u>PUDD_CFG0_SET</u>	32	PUPD Control
10002118	<u>PUDD_CFG0_CLR</u>	32	PUPD Control
10002120	<u>Ro_CFG0</u>	32	Ro Control
10002124	<u>Ro_CFG0_SET</u>	32	Ro Control
10002128	<u>Ro_CFG0_CLR</u>	32	Ro Control
10002130	<u>R1_CFG0</u>	32	R1 Control

Address	Name	Width	Register Function
10002134	R1 CFGo SET	32	R1 Control
10002138	R1 CFGo CLR	32	R1 Control
10002200	DUMMY	32	DUMMY
10002204	DUMMY SET	32	DUMMY
10002208	DUMMY CLR	32	DUMMY

10002000 IES CFGo IES Control 0FFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					DPI_L											
Type					RW											
Reset					1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L			CAM_L								
Type	RW				RW			RW								
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
27:12		DPI_L	IES control of DPI IO [0]: DPI_Do 0: Disable 1: Enable [1]: DPI_D1 [2]: DPI_D2 [3]: DPI_D3 [4]: DPI_D4 [5]: DPI_D5 [6]: DPI_D6 [7]: DPI_D7 [8]: DPI_D8 [9]: DPI_D9 [10]: DPI_D10 [11]: DPI_D11 [12]: DPI_DE [13]: DPI_CK [14]: DPI_HSYNC [15]: DPI_VSYNC
11:10		URo_L	IES control of URo IO [0]: URXDo [1]: UTXDo
9:0		CAM_L	IES control of CAM IO [0]: CAM_PDN0 [1]: CAM_PDN1 [2]: CAM_CLK0 [3]: CAM_CLK1 [4]: CAM_RST0 [5]: CAM_RST1 [6]: CAM_PDN2 [7]: CAM_RST2 [8]: CAM_CLK2 [9]: Reserved

10002004 IES_CFGO_S
ET

IES Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					DPI_L											
Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	WO				WO		WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:12		DPI_L	Bitwise SET operation for IES control of DPI IO 0: Keep 1: SET bits
11:10		URo_L	Bitwise SET operation for IES control of URo IO
9:0		CAM_L	Bitwise SET operation for IES control of CAM IO

10002008 IES_CFGO_C
LR

IES Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					DPI_L											
Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	WO				WO		WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:12		DPI_L	Bitwise CLR operation for IES control of DPI IO 0: Keep 1: CLR bits
11:10		URo_L	Bitwise CLR operation for IES control of URo IO
9:0		CAM_L	Bitwise CLR operation for IES control of CAM IO

10002010 IES_CFG1

IES Control

FFFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S2_L								CONN_L							
Type	RW								RW							
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S1_L							I2C3_L		I2C2_L		JTG_L				
Type	RW							RW		RW		RW				
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:25		I2S2_L	Reserved

Bit(s)	Mnemonic	Name	Description
24:16		CONN_L	[6:0]: Reserved IES control of CONN IO [0]: CONN_HRST_B 0: Disable 1: Enable [1]: CONN_TOP_DATA [2]: CONN_TOP_CLK [3]: CONN_WB_PTA [4]: CONN_WF_CTRL2 [5]: CONN_WF_CTRL1 [6]: CONN_WF_CTRL0 [7]: CONN_BT_CLK [8]: CONN_BT_DATA
15:9		I2S1_L	IES control of I2S1 IO [0]: TDM_LRCK [1]: TDM_BCK [2]: TDM_MCK [3]: TDM_DATA0 [4]: TDM_DATA1 [5]: TDM_DATA2 [6]: TDM_DATA3
8:7		I2C3_L	IES control of I2C3 IO [0]: SCL3 [1]: SDA3
6:5		I2C2_L	IES control of I2C2 IO [0]: SCL2 [1]: SDA2
4:0		JTG_L	IES control of JTG IO [0]: JTMS [1]: JTCK [2]: JTDI [3]: JTDO [4]: JTRST_B

10002014 IES_CFG1_S IES Control 00000000
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S2_L							CONN_L								
Type	WO							WO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S1_L							I2C3_L	I2C2_L	JTG_L						
Type	WO							WO	WO	WO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		I2S2_L	Reserved 0: Keep 1: SET bits
24:16		CONN_L	Bitwise SET operation for IES control of CONN IO
15:9		I2S1_L	Bitwise SET operation for IES control of I2S1 IO
8:7		I2C3_L	Bitwise SET operation for IES control of I2C3 IO
6:5		I2C2_L	Bitwise SET operation for IES control of I2C2 IO
4:0		JTG_L	Bitwise SET operation for IES control of JTG IO

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002018 IES_CFG1_C **IES Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S2_L							CONN_L								
Type	WO							WO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S1_L							I2C3_L		I2C2_L		JTG_L				
Type	WO							WO		WO		WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:25		I2S2_L	Reserved 0: Keep 1: CLR bits
24:16		CONN_L	Bitwise CLR operation for IES control of CONN IO
15:9		I2S1_L	Bitwise CLR operation for IES control of I2S1 IO
8:7		I2C3_L	Bitwise CLR operation for IES control of I2C3 IO
6:5		I2C2_L	Bitwise CLR operation for IES control of I2C2 IO
4:0		JTG_L	Bitwise CLR operation for IES control of JTG IO

10002020 SR_CFG0 **SR Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													I2S1_L			
Type													RW			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C3_L	I2C2_L	JTG_L			DPI_L					URo_L	CAM_L				
Type	RW	RW	RW			RW					RW	RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		I2S1_L	SR control of I2S1 IO [0]: TDM_LRCK 0: Disable 1: Enable [1]: TDM_BCK [2]: TDM_MCK [3]: TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3
15		I2C3_L	Reserved [0]: Reserved
14		I2C2_L	Reserved [0]: Reserved
13:11		JTG_L	SR control of JTG IO [0]: JTMS, JTDO, JTRST_B [1]: JTCK [2]: JTDI

Bit(s)	Mnemonic	Name	Description
10:6		DPI_L	SR control of DPI IO [0]: DPI_Do, DPI_D1, DPI_D2, DPI_D3 [1]: DPI_D4, DPI_D5, DPI_D6, DPI_D7 [2]: DPI_D8, DPI_D9, DPI_D10, DPI_D11 [3]: DPI_DE, DPI_HSYNC, DPI_VSYNC [4]: DPI_CK
5		URo_L	SR control of URo IO [0]: URXDo, UTXDo
4:0		CAM_L	SR control of CAM IO [0]: CAM_PDNo, CAM_PDN1 [1]: CAM_CLKo, CAM_CLK1 [2]: CAM_RSTo, CAM_RST1 [3]: CAM_PDN2 [4]: CAM_RST2, CAM_CLK2

10002024 SR CFGo SE SR Control 00000000
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													I2S1_L			
Type													WO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C3_L	I2C2_L	JTG_L			DPI_L						URo_L	CAM_L			
Type	WO	WO	WO			WO						WO	WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		I2S1_L	Bitwise SET operation for SR control of I2S1 IO 0: Keep 1: SET bits
15		I2C3_L	Reserved
14		I2C2_L	Reserved
13:11		JTG_L	Bitwise SET operation for SR control of JTG IO
10:6		DPI_L	Bitwise SET operation for SR control of DPI IO
5		URo_L	Bitwise SET operation for SR control of URo IO
4:0		CAM_L	Bitwise SET operation for SR control of CAM IO

10002028 SR CFGo CL SR Control 00000000
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													I2S1_L			
Type													WO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C3_L	I2C2_L	JTG_L			DPI_L						URo_L	CAM_L			
Type	WO	WO	WO			WO						WO	WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		I2S1_L	Bitwise CLR operation for SR control of I2S1 IO 0: Keep 1: CLR bits
15		I2C3_L	Reserved
14		I2C2_L	Reserved
13:11		JTG_L	Bitwise CLR operation for SR control of JTG IO
10:6		DPI_L	Bitwise CLR operation for SR control of DPI IO
5		URo_L	Bitwise CLR operation for SR control of URo IO
4:0		CAM_L	Bitwise CLR operation for SR control of CAM IO

10002030 SR_CFG1 SR Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CONN_L				
Type												RW				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0		CONN_L	SR control of CONN IO [0]: CONN_HRST_B, CONN_TOP_CLK 0: Disable 1: Enable [1]: CONN_TOP_DATA [2]: CONN_WB_PTA, CONN_WF_CTRL2, CONN_WF_CTRL1, CONN_WF_CTRL0 [3]: CONN_BT_CLK [4]: CONN_BT_DATA

10002034 SR_CFG1 SE T SR Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CONN_L				
Type												WO				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0		CONN_L	Bitwise SET operation for SR control of CONN IO

10002038 SR_CFG1_CL
R

SR Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CONN_L				
Type												WO				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0		CONN_L	Bitwise CLR operation for SR control of CONN IO

10002040 SMT_CFG0

SMT Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													I2S1_L			
Type													RW			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C3_L	I2C2_L	JTG_L			DPI_L					URo_L	CAM_L				
Type	RW	RW	RW			RW					RW	RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		I2S1_L	SMT control of I2S1 IO [0]: TDM_LRCK 0: Disable 1: Enable [1]: TDM_BCK [2]: TDM_MCK [3]: TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3
15		I2C3_L	SMT control of I2C3 IO [0]: SCL3, SDA3
14		I2C2_L	SMT control of I2C2 IO [0]: SCL2, SDA2
13:11		JTG_L	SMT control of JTG IO [0]: JTMS, JTDO, JTRST_B [1]: JTCK [2]: JTDI
10:6		DPI_L	SMT control of DPI IO [0]: DPI_Do, DPI_D1, DPI_D2, DPI_D3 [1]: DPI_D4, DPI_D5, DPI_D6, DPI_D7 [2]: DPI_D8, DPI_D9, DPI_D10, DPI_D11 [3]: DPI_DE, DPI_HSYNC, DPI_VSYNC [4]: DPI_CK
5		URo_L	SMT control of URo IO [0]: URXD0, UTXD0
4:0		CAM_L	SMT control of CAM IO [0]: CAM_PDN0, CAM_PDN1 [1]: CAM_CLK0, CAM_CLK1

Bit(s)	Mnemonic	Name	Description
			[2]: CAM_RST0, CAM_RST1 [3]: CAM_PDN2 [4]: CAM_RST2, CAM_CLK2

10002044 SMT_CFGO_S ET **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													I2S1_L			
Type													WO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C3_L	I2C2_L	JTG_L			DPI_L					URo_L	CAM_L				
Type	WO	WO	WO			WO					WO	WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		I2S1_L	Bitwise SET operation for SMT control of I2S1 IO 0: Keep 1: SET bits
15		I2C3_L	Bitwise SET operation for SMT control of I2C3 IO
14		I2C2_L	Bitwise SET operation for SMT control of I2C2 IO
13:11		JTG_L	Bitwise SET operation for SMT control of JTG IO
10:6		DPI_L	Bitwise SET operation for SMT control of DPI IO
5		URo_L	Bitwise SET operation for SMT control of URo IO
4:0		CAM_L	Bitwise SET operation for SMT control of CAM IO

10002048 SMT_CFGO_C LR **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													I2S1_L			
Type													WO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C3_L	I2C2_L	JTG_L			DPI_L					URo_L	CAM_L				
Type	WO	WO	WO			WO					WO	WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		I2S1_L	Bitwise CLR operation for SMT control of I2S1 IO 0: Keep 1: CLR bits
15		I2C3_L	Bitwise CLR operation for SMT control of I2C3 IO

Bit(s)	Mnemonic	Name	Description
14		I2C2_L	Bitwise CLR operation for SMT control of I2C2 IO
13:11		JTG_L	Bitwise CLR operation for SMT control of JTG IO
10:6		DPI_L	Bitwise CLR operation for SMT control of DPI IO
5		URo_L	Bitwise CLR operation for SMT control of URo IO
4:0		CAM_L	Bitwise CLR operation for SMT control of CAM IO

10002050 SMT_CFG1 **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CONN_L				
Type												RW				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0		CONN_L	SMT control of CONN IO [0]: CONN_HRST_B, CONN_TOP_CLK 0: Disable 1: Enable [1]: CONN_TOP_DATA [2]: CONN_WB_PTA, CONN_WF_CTRL2, CONN_WF_CTRL1, CONN_WF_CTRL0 [3]: CONN_BT_CLK [4]: CONN_BT_DATA

10002054 SMT_CFG1 SET **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CONN_L				
Type												WO				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0		CONN_L	Bitwise SET operation for SMT control of CONN IO 0: Keep 1: SET bits

10002058 SMT_CFG1_C **SMT Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CONN_L				
Type												WO				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0		CONN_L	Bitwise CLR operation for SMT control of CONN IO 0: Keep 1: CLR bits

10002060 TDSEL_CFG0 **TDSEL Control** **0F000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SLP				URo_L				CAM_L			
Type					RW				RW				RW			
Reset					1	1	1	1	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CAM_L															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:24		SLP	TDSEL value for sleep mode [3:0]: TDSEL value of IOs in left side in sleep mode Suggested value: 0xF
23:20		URo_L	TDSEL control of URo IO [3:0]: URXDo, UTXDo
19:0		CAM_L	TDSEL control of CAM IO [3:0]: CAM_PDN0, CAM_PDN1 [7:4]: CAM_CLK0, CAM_CLK1 [11:8]: CAM_RST0, CAM_RST1 [15:12]: CAM_PDN2 [19:16]: CAM_RST2, CAM_CLK2

10002064 TDSEL_CFG0 **TDSEL Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SLP				URo_L				CAM_L			
Type					WO				WO				WO			
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CAM_L															
Type	WO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
27:24		SLP	Bitwise SET operation for TDSEL value fpr Sleep mode 0: Keep 1: SET bits
23:20		URo_L	Bitwise SET operation for TDSEL control of URo IO
19:0		CAM_L	Bitwise SET operation for TDSEL control of CAM IO

10002068 TDSEL_CFG0 TDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SLP				URo_L				CAM_L			
Type					WO				WO				WO			
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CAM_L															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:24		SLP	Bitwise CLR operation for TDSEL value fpr Sleep mode 0: Keep 1: CLR bits
23:20		URo_L	Bitwise CLR operation for TDSEL control of URo IO
19:0		CAM_L	Bitwise CLR operation for TDSEL control of CAM IO

10002070 TDSEL_CFG1 TDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2C3_L				I2C2_L				JTG_L				DPI_L			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		I2C3_L	TDSEL control of I2C3 IO [3:0]: SCL2, SDA2
27:24		I2C2_L	TDSEL control of I2C2 IO [3:0]: SCL2, SDA2
23:20		JTG_L	TDSEL control of JTG IO [3:0]: JTMS, JTDO, JTRST_B, JTCK, JTDI
19:0		DPI_L	TDSEL control of DPI IO

Bit(s)	Mnemonic	Name	Description
			[3:0]: DPI_D0, DPI_D1, DPI_D2, DPI_D3 [7:4]: DPI_D4, DPI_D5, DPI_D6, DPI_D7 [11:8]: DPI_D8, DPI_D9, DPI_D10, DPI_D11 [15:12]: DPI_DE, DPI_HSYNC, DPI_VSYNC [19:16]: DPI_CK

10002074 **TDSEL_CFG1** **TDSEL Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2C3_L				I2C2_L				JTG_L				DPI_L			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		I2C3_L	Bitwise SET operation for TDSEL control of I2C3 IO 0: Keep 1: SET bits
27:24		I2C2_L	Bitwise SET operation for TDSEL control of I2C2 IO
23:20		JTG_L	Bitwise SET operation for TDSEL control of JTG IO
19:0		DPI_L	Bitwise SET operation for TDSEL control of DPI IO

10002078 **TDSEL_CFG1** **TDSEL Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2C3_L				I2C2_L				JTG_L				DPI_L			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		I2C3_L	Bitwise CLR operation for TDSEL control of I2C3 IO 0: Keep 1: CLR bits
27:24		I2C2_L	Bitwise CLR operation for TDSEL control of I2C2 IO
23:20		JTG_L	Bitwise CLR operation for TDSEL control of JTG IO
19:0		DPI_L	Bitwise CLR operation for TDSEL control of DPI IO

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002080 TDSEL_CFG2 TDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					CONN_L											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L								I2S1_L							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:8		CONN_L	TDSEL control of CONN IO [3:0]: CONN_HRST_B, CONN_TOP_CLK [7:4]: CONN_TOP_DATA [11:8]: CONN_WB_PTA, CONN_WF_CTRL2, CONN_WF_CTRL1, CONN_WF_CTRL0 [15:12]: CONN_BT_CLK [19:16]: CONN_BT_DATA
7:0		I2S1_L	TDSEL control of I2S1 IO [3:0]: TDM_LRCK, TDM_BCK, TDM_MCK [7:4]: TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3

10002084 TDSEL_CFG2 TDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					CONN_L											
Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L								I2S1_L							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:8		CONN_L	Bitwise SET operation for TDSEL control of CONN IO 0: Keep 1: SET bits
7:0		I2S1_L	Bitwise SET operation for TDSEL control of I2S1 IO

10002088 TDSEL_CFG2 TDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					CONN_L											

Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L								I2S1_L							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:8		CONN_L	Bitwise CLR operation for TDSEL control of CONN IO 0: Keep 1: CLR bits
7:0		I2S1_L	Bitwise CLR operation for TDSEL control of I2S1 IO

10002090 RDSEL_CFG0 RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S1_L				I2C3_L		I2C2_L		JTG_L		DPI_L					
Type	RW				RW		RW		RW		RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	RW				RW		RW									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		I2S1_L	RDSEL control of I2S1 IO [1:0]: TDM_LRCK, TDM_BCK, TDM_MCK [3:2]: TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3
27:26		I2C3_L	RDSEL control of I2C3 IO [1:0]: SCL2, SDA2
25:24		I2C2_L	RDSEL control of I2C2 IO [1:0]: SCL2, SDA2
23:22		JTG_L	RDSEL control of JTG IO [1:0]: JTMS, JTDO, JTRST_B, JTCK, JTDI
21:12		DPI_L	RDSEL control of DPI IO [1:0]: DPI_Do, DPI_D1, DPI_D2, DPI_D3 [3:2]: DPI_D4, DPI_D5, DPI_D6, DPI_D7 [5:4]: DPI_D8, DPI_D9, DPI_D10, DPI_D11 [7:6]: DPI_DE, DPI_HSYNC, DPI_VSYNC [9:8]: DPI_CK
11:10		URo_L	RDSEL control of URo IO [1:0]: URXDo, UTXDo
9:0		CAM_L	RDSEL control of CAM IO [1:0]: CAM_PDNo, CAM_PDN1 [3:2]: CAM_CLK0, CAM_CLK1 [5:4]: CAM_RST0, CAM_RST1 [7:6]: CAM_PDN2 [9:8]: CAM_RST2, CAM_CLK2

10002094 RDSEL_CFG0 RDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S1_L				I2C3_L		I2C2_L		JTG_L		DPI_L					
Type	WO				WO		WO		WO		WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	WO				WO		WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		I2S1_L	Bitwise SET operation for RDSEL control of I2S1 IO 0: Keep 1: SET bits
27:26		I2C3_L	Bitwise SET operation for RDSEL control of I2C3 IO
25:24		I2C2_L	Bitwise SET operation for RDSEL control of I2C2 IO
23:22		JTG_L	Bitwise SET operation for RDSEL control of JTG IO
21:12		DPI_L	Bitwise SET operation for RDSEL control of DPI IO
11:10		URo_L	Bitwise SET operation for RDSEL control of URo IO
9:0		CAM_L	Bitwise SET operation for RDSEL control of CAM IO

10002098 RDSEL_CFGo
CLR

RDSEL Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S1_L				I2C3_L		I2C2_L		JTG_L		DPI_L					
Type	WO				WO		WO		WO		WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	WO				WO		WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		I2S1_L	Bitwise CLR operation for RDSEL control of I2S1 IO 0: Keep 1: CLR bits
27:26		I2C3_L	Bitwise CLR operation for RDSEL control of I2C3 IO
25:24		I2C2_L	Bitwise CLR operation for RDSEL control of I2C2 IO
23:22		JTG_L	Bitwise CLR operation for RDSEL control of JTG IO
21:12		DPI_L	Bitwise CLR operation for RDSEL control of DPI IO
11:10		URo_L	Bitwise CLR operation for RDSEL control of URo IO
9:0		CAM_L	Bitwise CLR operation for RDSEL control of CAM IO

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

100020A0 RDSEL_CFG1 RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			CONN_L										UR1_L			
Type			RW										RW			
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13:4		CONN_L	RDSEL control of CONN IO [1:0]: CONN_HRST_B, CONN_TOP_CLK [3:2]: CONN_TOP_DATA [5:4]: CONN_WB_PTA, CONN_WF_CTRL2, CONN_WF_CTRL1, CONN_WF_CTRL0 [7:6]: CONN_BT_CLK [9:8]: CONN_BT_DATA
3:0		UR1_L	RDSEL control of UR1 IO [1:0]: URXDo, UTXDo [3:2]: Reserved

100020A4 RDSEL_CFG1 RDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			CONN_L										UR1_L			
Type			WO										WO			
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13:4		CONN_L	Bitwise SET operation for RDSEL control of CONN IO 0: Keep 1: SET bits
3:0		UR1_L	Bitwise SET operation for RDSEL control of UR1 IO

100020A8 RDSEL_CFG1 RDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L												UR1_L			
Type	WO												WO			
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13:4		CONN_L	Bitwise CLR operation for RDSEL control of CONN IO 0: Keep 1: CLR bits
3:0		UR1_L	Bitwise CLR operation for RDSEL control of UR1 IO

100020B0 PU_CFG0 PU Control 00000400

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DPI_L															
Type	RW															
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	RW				RW		RW									
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:12		DPI_L	Pull-up control of DPI IO [0]: DPI_Do PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: DPI_D1 [2]: DPI_D2 [3]: DPI_D3 [4]: DPI_D4 [5]: DPI_D5 [6]: DPI_D6 [7]: DPI_D7 [8]: DPI_D8 [9]: DPI_D9 [10]: DPI_D10 [11]: DPI_D11 [12]: DPI_DE [13]: DPI_CK [14]: DPI_HSYNC [15]: DPI_VSYNC
11:10		URo_L	Pull-up control of URo IO [0]: URXDo PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm

Bit(s)	Mnemonic	Name	Description
9:0		CAM_L	1/1: N/A [1]: UTXDo Pull-up control of CAM IO [0]: CAM_PDNo PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: CAM_PDN1 [2]: CAM_CLK0 [3]: CAM_CLK1 [4]: CAM_RST0 [5]: CAM_RST1 [6]: CAM_PDN2 [7]: CAM_RST2 [8]: CAM_CLK2 [9]: Reserved

100020B4 PU CFGo SE **PU Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					DPI_L											
Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	WO				WO		WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:12		DPI_L	Bitwise SET operation for pull-up control of DPI IO 0: Keep 1: SET bits
11:10		URo_L	Bitwise SET operation for pull-up control of URo IO
9:0		CAM_L	Bitwise SET operation for pull-up control of CAM IO

100020B8 PU CFGo CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					DPI_L											
Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	WO				WO		WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:12		DPI_L	Bitwise CLR operation for pull-up control of DPI IO 0: Keep 1: CLR bits
11:10		URo_L	Bitwise CLR operation for pull-up control of URo IO
9:0		CAM_L	Bitwise CLR operation for pull-up control of CAM IO

100020Co PU_CFG1 **PU Control** **00000007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											CONN_L					
Type											RW					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L			I2S1_L						JTG_L						
Type	RW			RW						RW						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s)	Mnemonic	Name	Description
21:13		CONN_L	Pull-up control of CONN IO [0]: CONN_HRST_B PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: CONN_TOP_DATA [2]: CONN_TOP_CLK [3]: CONN_WB_PTA [4]: CONN_WF_CTRL2 [5]: CONN_WF_CTRL1 [6]: CONN_WF_CTRL0 [7]: CONN_BT_CLK [8]: CONN_BT_DATA
12:6		I2S1_L	Pull-up control of I2S1 IO [0]: TDM_LRCK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: TDM_BCK [2]: TDM_MCK [3]: TDM_DATA0 [4]: TDM_DATA1 [5]: TDM_DATA2 [6]: TDM_DATA3
5:0		JTG_L	Pull-up control of JTG IO [0]: JTMS PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: JTCK

Bit(s)	Mnemonic	Name	Description
			[2]: JTDI [3]: JTDO [4]: JTRST_B [5]: Reserved

100020C4 PU_CFG1_SE **PU Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											CONN_L					
Type											WO					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L			I2S1_L						JTG_L						
Type	WO			WO						WO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:13		CONN_L	Bitwise SET operation for pull-up control of CONN IO 0: Keep 1: SET bits
12:6		I2S1_L	Bitwise SET operation for pull-up control of I2S1 IO
5:0		JTG_L	Bitwise SET operation for pull-up control of JTG IO

100020C8 PU_CFG1_CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											CONN_L					
Type											WO					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L			I2S1_L						JTG_L						
Type	WO			WO						WO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:13		CONN_L	Bitwise CLR operation for pull-up control of CONN IO 0: Keep 1: CLR bits
12:6		I2S1_L	Bitwise CLR operation for pull-up control of I2S1 IO
5:0		JTG_L	Bitwise CLR operation for pull-up control of JTG IO

100020D0 PD_CFG0 **PD Control** **0FFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2C3_L		I2C2_L		DPI_L											
Type	RW		RW		RW											
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	RW				RW		RW									
Reset	1	1	1	1	0	0	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:30		I2C3_L	Pull-down control of I2C3 IO [0]: SCL3 0: N/A 1: Pull down with 75Kohm
29:28		I2C2_L	Pull-down control of I2C2 IO [0]: SCL2 0: N/A 1: Pull down with 75Kohm
27:12		DPI_L	Pull-down control of DPI IO [1]: SDA3 [0]: DPI_Do PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A
11:10		URo_L	Pull-down control of URo IO [1]: DPI_D1 [2]: DPI_D2 [3]: DPI_D3 [4]: DPI_D4 [5]: DPI_D5 [6]: DPI_D6 [7]: DPI_D7 [8]: DPI_D8 [9]: DPI_D9 [10]: DPI_D10 [11]: DPI_D11 [12]: DPI_DE [13]: DPI_CK [14]: DPI_HSYNC [15]: DPI_VSYNC [1]: UTXDo
9:0		CAM_L	Pull-down control of CAM IO [0]: URXDo PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: CAM_PDNo PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: CAM_PDN1 [2]: CAM_CLK0 [3]: CAM_CLK1

Bit(s)	Mnemonic	Name	Description
			[4]: CAM_RST0 [5]: CAM_RST1 [6]: CAM_PDN2 [7]: CAM_RST2 [8]: CAM_CLK2 [9]: Reserved

100020D4 PD_CFG0_SE **PD Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2C3_L		I2C2_L		DPI_L											
Type	WO		WO		WO											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	WO				WO		WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:30		I2C3_L	Bitwise SET operation for pull-down control of I2C3 IO 0: Keep 1: SET bits
29:28		I2C2_L	Bitwise SET operation for pull-down control of I2C2 IO
27:12		DPI_L	Bitwise SET operation for pull-down control of DPI IO
11:10		URo_L	Bitwise SET operation for pull-down control of URo IO
9:0		CAM_L	Bitwise SET operation for pull-down control of CAM IO

100020D8 PD_CFG0_CL **PD Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2C3_L		I2C2_L		DPI_L											
Type	WO		WO		WO											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L		CAM_L									
Type	WO				WO		WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:30		I2C3_L	Bitwise CLR operation for pull-down control of I2C3 IO 0: Keep 1: CLR bits
29:28		I2C2_L	Bitwise CLR operation for pull-down control of I2C2 IO
27:12		DPI_L	Bitwise CLR operation for pull-down control of

Bit(s)	Mnemonic	Name	Description
11:10		URo_L	DPI IO Bitwise CLR operation for pull-down control of URo IO
9:0		CAM_L	Bitwise CLR operation for pull-down control of CAM IO

100020E0 PD_CFG1 **PD Control** **003FFFD8**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											CONN_L					
Type											RW					
Reset											1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L			I2S1_L							JTG_L					
Type	RW			RW							RW					
Reset	1	1	1	1	1	1	1	1	1	1	0	1	1	0	0	0

Bit(s)	Mnemonic	Name	Description
21:13		CONN_L	Pull-down control of CONN IO [0]: DPI_Do PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: DPI_D1 [2]: DPI_D2 [3]: DPI_D3 [4]: DPI_D4 [5]: DPI_D5 [6]: DPI_D6 [7]: DPI_D7 [8]: DPI_D8 [9]: DPI_D9 [10]: DPI_D10 [11]: DPI_D11 [12]: DPI_DE [13]: DPI_CK [14]: DPI_HSYNC [15]: DPI_VSYNC
12:6		I2S1_L	Pull-down control of I2S1 IO [0]: TDM_LRCK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: TDM_BCK [2]: TDM_MCK [3]: TDM_DATA0 [4]: TDM_DATA1 [5]: TDM_DATA2 [6]: TDM_DATA3
5:0		JTG_L	Pull-down control of JTG IO [0]: JTMS PU/PD: 0/0: N/A

Bit(s)	Mnemonic	Name	Description
			1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: JTCK [2]: JTDI [3]: JTDO [4]: JTRST_B [5]: Reserved

100020E4 PD_CFG1_SE **PD Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											CONN_L					
Type											WO					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L			I2S1_L						JTG_L						
Type	WO			WO						WO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:13		CONN_L	Bitwise SET operation for pull-down control of CONN IO 0: Keep 1: SET bits
12:6		I2S1_L	Bitwise SET operation for pull-down control of I2S1 IO
5:0		JTG_L	Bitwise SET operation for pull-down control of JTG IO

100020E8 PD_CFG1_CL **PD Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											CONN_L					
Type											WO					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L			I2S1_L						JTG_L						
Type	WO			WO						WO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:13		CONN_L	Bitwise CLR operation for pull-down control of CONN IO 0: Keep 1: CLR bits
12:6		I2S1_L	Bitwise CLR operation for pull-down control of I2S1 IO
5:0		JTG_L	Bitwise CLR operation for pull-down control of JTG IO

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

100020Fo DRV_CFGo				DRV Control								05555555						
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name					JTG_L						DPI_L							
Type					RW						RW							
Reset					0	1	0	1	0	1	0	1	0	1	0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	DPI_L				URo_L			CAM_L										
Type	RW				RW			RW										
Reset	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1		

Bit(s)	Mnemonic	Name	Description
27:22		JTG_L	DRV control of JTG IO [1:0]: JTMS, JTDO, JTRST_B 00: 4mA 01: 8mA 10: 12mA 11: 16mA [3:2]: JTCK [5:4]: JTDI
21:12		DPI_L	DRV control of DPI IO [1:0]: DPI_Do, DPI_D1, DPI_D2, DPI_D3 00: 4mA 01: 8mA 10: 12mA 11: 16mA [3:2]: DPI_D4, DPI_D5, DPI_D6, DPI_D7 [5:4]: DPI_D8, DPI_D9, DPI_D10, DPI_D11 [7:6]: DPI_DE, DPI_HSYNC, DPI_VSYNC [9:8]: DPI_CK
11:10		URo_L	DRV control of URo IO [1:0]: URXDo, UTXDo 00: 4mA 01: 8mA 10: 12mA 11: 16mA
9:0		CAM_L	DRV control of CAM IO [1:0]: CAM_PDNo, CAM_PDN1 00: 2mA 01: 4mA 10: 6mA 11: 8mA [3:2]: CAM_CLKo, CAM_CLK1 [5:4]: CAM_RSTo, CAM_RST1 [7:6]: CAM_PDN2 [9:8]: CAM_RST2, CAM_CLK2

100020F4 DRV_CFGo S				DRV Control								00000000			
ET															

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					JTG_L						DPI_L					

Type					WO						WO					
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L				CAM_L							
Type	WO				WO				WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:22		JTG_L	Bitwise SET operation for driving control of JTG IO 0: Keep 1: SET bits
21:12		DPI_L	Bitwise SET operation for driving control of DPI IO
11:10		URo_L	Bitwise SET operation for driving control of URo IO
9:0		CAM_L	Bitwise SET operation for driving control of CAM IO

100020F8 DRV_CFG0_C **DRV Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					JTG_L						DPI_L					
Type					WO						WO					
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DPI_L				URo_L				CAM_L							
Type	WO				WO				WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:22		JTG_L	Bitwise CLR operation for driving control of JTG IO 0: Keep 1: CLR bits
21:12		DPI_L	Bitwise CLR operation for driving control of DPI IO
11:10		URo_L	Bitwise CLR operation for driving control of URo IO
9:0		CAM_L	Bitwise CLR operation for driving control of CAM IO

10002100 DRV_CFG1 **DRV Control** **00555555**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									CONN_L							
Type									RW							
Reset									0	1	0	1	0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L								I2S1_L				I2C3_L		I2C2_L	
Type	RW								RW				RW		RW	

Reset	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
23:8		CONN_L	Driving control of CONN IO [1:0]: CONN_HRST_B 00: 2mA 01: 4mA 10: 6mA 11: 8mA [2]: Reserved [4:3]: CONN_TOP_DATA [5]: Reserved [7:6]: CONN_TOP_CLK [8]: Reserved [10:9]: CONN_WB_PTA, CONN_WF_CTRL2, CONN_WF_CTRL1 [11]: Reserved [13:12]: CONN_WF_CTRL0, CONN_BT_DATA [15:14]: CONN_BT_CLK
7:4		I2S1_L	Driving control of I2S1 IO [1:0]: TDM_LRCK, TDM_BCK, TDM_MCK 00: 2mA 01: 4mA 10: 6mA 11: 8mA [3:2]: TDM_DATA0, TDM_DATA1, TDM_DATA2, TDM_DATA3
3:2		I2C3_L	Driving control of I2C3 IO [0]: SCL3 0: Weak output low driving strength 1: Strong output low driving strength
1:0		I2C2_L	Driving control of I2C2 IO [0]: SCL2 0: Weak output low driving strength 1: Strong output low driving strength

10002104 DRV_CFG1 SET **DRV Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									CONN_L							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L				I2S1_L				I2C3_L				I2C2_L			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:8		CONN_L	Bitwise SET operation for driving control of CONN IO 0: Keep 1: SET bits
7:4		I2S1_L	Bitwise SET operation for driving control of I2S1

Bit(s)	Mnemonic	Name	Description
3:2		I2C3_L	IO Bitwise SET operation for driving control of I2C3 IO
1:0		I2C2_L	IO Bitwise SET operation for driving control of I2C2 IO

10002108 DRV_CFG1_C **DRV Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									CONN_L							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CONN_L								I2S1_L				I2C3_L		I2C2_L	
Type	WO								WO				WO		WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:8		CONN_L	Bitwise CLR operation for driving control of CONN IO 0: Keep 1: CLR bits
7:4		I2S1_L	Bitwise CLR operation for driving control of I2S1 IO
3:2		I2C3_L	Bitwise CLR operation for driving control of I2C3 IO
1:0		I2C2_L	Bitwise CLR operation for driving control of I2C2 IO

10002110 PUPD_CFG0 **PUPD Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CONN_L							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8:0		CONN_L	Reserved [8:0] Reserved

10002114 PUPD_CFG0 **PUPD Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name								CONN_L											
Type								WO											
Reset								0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
8:0		CONN_L	Reserved 0: Keep 1: SET bits

10002118 PUDD CFGo PUPD Control **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name								CONN_L											
Type								WO											
Reset								0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
8:0		CONN_L	Reserved 0: Keep 1: CLR bits

10002120 Ro CFGo Ro Control **00000200**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name							CAM_L	CONN_L											
Type							RW	RW											
Reset							1	0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
9		CAM_L	G control of CAM IO [0]: CAM_CLK2 0: Analog GPIO mode 1: Digital GPIO mode
8:0		CONN_L	Reserved [8:0] Reserved

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002124 R0_CFGo_SE **R0 Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name							CAM_L	CONN_L											
Type							WO	WO											
Reset							0	0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
9		CAM_L	Bitwise SET operation for A control of CAM IO 0: Keep 1: SET bits
8:0		CONN_L	Reserved

10002128 R0_CFGo_CL **R0 Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name							CAM_L	CONN_L											
Type							WO	WO											
Reset							0	0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
9		CAM_L	Bitwise CLR operation for R0 control of CAM IO 0: Keep 1: CLR bits
8:0		CONN_L	Reserved

10002130 R1_CFGo **R1 Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name								CONN_L											
Type								RW											

Reset									0	0	0	0	0	0	0	0	0
-------	--	--	--	--	--	--	--	--	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
8:0		CONN_L	Reserved [8:0] Reserved

10002134 R1 CFGo SE **R1 Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name								CONN_L											
Type								WO											
Reset								0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
8:0		CONN_L	Reserved 0: Keep 1: SET bits

10002138 R1 CFGo CL **R1 Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name								CONN_L											
Type								WO											
Reset								0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
8:0		CONN_L	Reserved 0: Keep 1: CLR bits

10002200 DUMMY **DUMMY** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name								DUMMY											

Type																	RW
Reset																	0 0 0 0 0 0 0 0 0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Dummy register [7:0]: Dummy register

10002204 DUMMY SET DUMMY 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Bitwise SET operation for dummy register 0: Keep 1: SET bits

10002208 DUMMY CLR DUMMY 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Bitwise CLR operation for dummy register 0: Keep 1: CLR bits

Module name: IO_CFG_B Base address: (+10002400h)

Address	Name	Width	Register Function
10002400	<u>IES_CFG0</u>	32	IES Control
10002404	<u>IES_CFG0 SET</u>	32	IES Control
10002408	<u>IES_CFG0 CLR</u>	32	IES Control
10002410	<u>IES_CFG1</u>	32	IES Control
10002414	<u>IES_CFG1 SET</u>	32	IES Control

Address	Name	Width	Register Function
10002418	<u>IES_CFG1_CLR</u>	32	IES Control
10002420	<u>IES_CFG2</u>	32	IES Control
10002424	<u>IES_CFG2_SET</u>	32	IES Control
10002428	<u>IES_CFG2_CLR</u>	32	IES Control
10002430	<u>SR_CFG0</u>	32	SR Control
10002434	<u>SR_CFG0_SET</u>	32	SR Control
10002438	<u>SR_CFG0_CLR</u>	32	SR Control
10002440	<u>SR_CFG1</u>	32	SR Control
10002444	<u>SR_CFG1_SET</u>	32	SR Control
10002448	<u>SR_CFG1_CLR</u>	32	SR Control
10002450	<u>SMT_CFG0</u>	32	SMT Control
10002454	<u>SMT_CFG0_SET</u>	32	SMT Control
10002458	<u>SMT_CFG0_CLR</u>	32	SMT Control
10002460	<u>SMT_CFG1</u>	32	SMT Control
10002464	<u>SMT_CFG1_SET</u>	32	SMT Control
10002468	<u>SMT_CFG1_CLR</u>	32	SMT Control
10002470	<u>RDSEL_CFG0</u>	32	RDSEL Control
10002474	<u>RDSEL_CFG0_SET</u>	32	RDSEL Control
10002478	<u>RDSEL_CFG0_CLR</u>	32	RDSEL Control
10002480	<u>RDSEL_CFG1</u>	32	RDSEL Control
10002484	<u>RDSEL_CFG1_SET</u>	32	RDSEL Control
10002488	<u>RDSEL_CFG1_CLR</u>	32	RDSEL Control
10002490	<u>RDSEL_CFG2</u>	32	RDSEL Control
10002494	<u>RDSEL_CFG2_SET</u>	32	RDSEL Control
10002498	<u>RDSEL_CFG2_CLR</u>	32	RDSEL Control
100024A0	<u>RDSEL_CFG3</u>	32	RDSEL Control
100024A4	<u>RDSEL_CFG3_SET</u>	32	RDSEL Control
100024A8	<u>RDSEL_CFG3_CLR</u>	32	RDSEL Control
100024B0	<u>TDSEL_CFG0</u>	32	TDSEL Control
100024B4	<u>TDSEL_CFG0_SET</u>	32	TDSEL Control
100024B8	<u>TDSEL_CFG0_CLR</u>	32	TDSEL Control
100024C0	<u>TDSEL_CFG1</u>	32	TDSEL Control
100024C4	<u>TDSEL_CFG1_SET</u>	32	TDSEL Control
100024C8	<u>TDSEL_CFG1_CLR</u>	32	TDSEL Control
100024D0	<u>TDSEL_CFG2</u>	32	TDSEL Control
100024D4	<u>TDSEL_CFG2_SET</u>	32	TDSEL Control
100024D8	<u>TDSEL_CFG2_CLR</u>	32	TDSEL Control
100024E0	<u>TDSEL_CFG3</u>	32	TDSEL Control
100024E4	<u>TDSEL_CFG3_SET</u>	32	TDSEL Control
100024E8	<u>TDSEL_CFG3_CLR</u>	32	TDSEL Control
100024F0	<u>TDSEL_CFG4</u>	32	TDSEL Control
100024F4	<u>TDSEL_CFG4_SET</u>	32	TDSEL Control
100024F8	<u>TDSEL_CFG4_CLR</u>	32	TDSEL Control

Address	Name	Width	Register Function
10002500	<u>PUPD_CFGo</u>	32	PUPD Control
10002504	<u>PUPD_CFGo_SET</u>	32	PUPD Control
10002508	<u>PUPD_CFGo_CLR</u>	32	PUPD Control
10002510	<u>Ro_CFGo</u>	32	Ro Control
10002514	<u>Ro_CFGo_SET</u>	32	Ro Control
10002518	<u>Ro_CFGo_CLR</u>	32	Ro Control
10002520	<u>R1_CFGo</u>	32	R1 Control
10002524	<u>R1_CFGo_SET</u>	32	R1 Control
10002528	<u>R1_CFGo_CLR</u>	32	R1 Control
10002530	<u>PD_CFGo</u>	32	PD Control
10002534	<u>PD_CFGo_SET</u>	32	PD Control
10002538	<u>PD_CFGo_CLR</u>	32	PD Control
10002540	<u>PD_CFG1</u>	32	PD Control
10002544	<u>PD_CFG1_SET</u>	32	PD Control
10002548	<u>PD_CFG1_CLR</u>	32	PD Control
10002550	<u>PD_CFG2</u>	32	PD Control
10002554	<u>PD_CFG2_SET</u>	32	PD Control
10002558	<u>PD_CFG2_CLR</u>	32	PD Control
10002560	<u>PU_CFGo</u>	32	PU Control
10002564	<u>PU_CFGo_SET</u>	32	PU Control
10002568	<u>PU_CFGo_CLR</u>	32	PU Control
10002570	<u>PU_CFG1</u>	32	PU Control
10002574	<u>PU_CFG1_SET</u>	32	PU Control
10002578	<u>PU_CFG1_CLR</u>	32	PU Control
10002580	<u>PU_CFG2</u>	32	PU Control
10002584	<u>PU_CFG2_SET</u>	32	PU Control
10002588	<u>PU_CFG2_CLR</u>	32	PU Control
10002590	<u>DRV_CFGo</u>	32	DRV Control
10002594	<u>DRV_CFGo_SET</u>	32	DRV Control
10002598	<u>DRV_CFGo_CLR</u>	32	DRV Control
100025A0	<u>DRV_CFG1</u>	32	DRV Control
100025A4	<u>DRV_CFG1_SET</u>	32	DRV Control
100025A8	<u>DRV_CFG1_CLR</u>	32	DRV Control
100025B0	<u>DRV_CFG2</u>	32	DRV Control
100025B4	<u>DRV_CFG2_SET</u>	32	DRV Control
100025B8	<u>DRV_CFG2_CLR</u>	32	DRV Control
10002600	<u>DUMMY</u>	32	DUMMY
10002604	<u>DUMMY_SET</u>	32	DUMMY
10002608	<u>DUMMY_CLR</u>	32	DUMMY

10002400	IES_CFGo	IES Control														FFFFFFFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Name	EINT_D															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D	SPIo_D						KEY_D						I2Co_D		
Type	RW	RW						RW						RW		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
31:15		EINT_D	IES control of EINT IO [9:0]: Reserved [10]: EINT10 0: Disable 1: Enable [11]: EINT11 [12]: EINT12 [13]: EINT13 [14]: EINT14 [15]: EINT15 [16]: EINT16
14:8		SPIo_D	IES control of SPIo IO [0]: SPIo_CK [1]: SPIo_MI [2]: SPIo_MO [3]: SPIo_CS [6:4]: Reserved
7:2		KEY_D	IES control of KEY IO [0]: KPROW0 [1]: KPROW1 [2]: KPROW2 [3]: KPCOL0 [4]: KPCOL1 [5]: KPCOL2
1:0		I2Co_D	IES control of I2Co IO [0]: SDA0 [1]: SCL0

10002404 IES_CFGo_S ET IES Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D	SPIo_D						KEY_D						I2Co_D		
Type	WO	WO						WO						WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:15		EINT_D	Bitwise SET operation for IES control of EINT IO 0: Keep 1: SET bits
14:8		SPIo_D	Bitwise SET operation for IES control of SPIo IO

Bit(s)	Mnemonic	Name	Description
7:2		KEY_D	Bitwise SET operation for IES control of KEY IO
1:0		I2Co_D	Bitwise SET operation for IES control of I2Co IO

10002408 IES_CFG0_C **IES Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D	SPIo_D						KEY_D						I2Co_D		
Type	WO	WO						WO						WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:15		EINT_D	Bitwise CLR operation for IES control of EINT IO 0: Keep 1: CLR bits
14:8		SPIo_D	Bitwise CLR operation for IES control of SPIo IO
7:2		KEY_D	Bitwise CLR operation for IES control of KEY IO
1:0		I2Co_D	Bitwise CLR operation for IES control of I2Co IO

10002410 IES_CFG1 **IES Control** **00FFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									AUD_CTL_D			SPI3_D			I2So_D	
Type									RW			RW			RW	
Reset									1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2So_D				SPI2_D				I2C5_D	I2C4_D	SPI1_D					
Type	RW				RW				RW	RW	RW					
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
23:21		AUD_CTL_D	IES control of AUD_CTL IO [0]: AUD_INTN 0: Disable 1: Enable [1]: AUD_PDN [2]: Reserved
20:17		SPI3_D	IES control of SPI3 IO [0]: SPI3_MI [1]: SPI3_MO [2]: SPI3_CK [3]: SPI3_CS
16:12		I2So_D	IES control of I2So IO [0]: I2So_LRCK [1]: I2So_BCK [2]: I2So_MCK

Bit(s)	Mnemonic	Name	Description
11:8		SPI2_D	[3]: I2S0_DI [4]: I2S3_DO IES control of SPI2 IO [0]: SPI2_CK [1]: SPI2_MI [2]: SPI2_MO [3]: SPI2_CS
7:6		I2C5_D	IES control of I2C5 IO [0]: SDA5 [1]: SCL5
5:4		I2C4_D	IES control of I2C4 IO [0]: SDA4 [1]: SCL4
3:0		SPI1_D	IES control of SPI1 IO [0]: SPI1_CK [1]: SPI1_MI [2]: SPI1_MO [3]: SPI1_CS

10002414 IES_CFG1_S **IES Control** **00000000**
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									AUD_CTL_D			SPI3_D				I2S0_D
Type									WO			WO				WO
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S0_D				SPI2_D				I2C5_D	I2C4_D	SPI1_D					
Type	WO				WO				WO	WO	WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:21		AUD_CTL_D	Bitwise SET operation for IES control of AUD_CTL IO 0: Keep 1: SET bits
20:17		SPI3_D	Bitwise SET operation for IES control of SPI3 IO
16:12		I2S0_D	Bitwise SET operation for IES control of I2S0 IO
11:8		SPI2_D	Bitwise SET operation for IES control of SPI2 IO
7:6		I2C5_D	Bitwise SET operation for IES control of I2C5 IO
5:4		I2C4_D	Bitwise SET operation for IES control of I2C4 IO
3:0		SPI1_D	Bitwise SET operation for IES control of SPI1 IO

10002418 IES_CFG1_C **IES Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									AUD_CTL_D			SPI3_D				I2S0_D
Type									WO			WO				WO
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	I2So_D				SPI2_D				I2C5_D		I2C4_D		SPI1_D			
Type	WO				WO				WO		WO		WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:21		AUD_CTL_D	Bitwise CLR operation for IES control of AUD_CTL IO 0: Keep 1: CLR bits
20:17		SPI3_D	Bitwise CLR operation for IES control of SPI3 IO
16:12		I2So_D	Bitwise CLR operation for IES control of I2So IO
11:8		SPI2_D	Bitwise CLR operation for IES control of SPI2 IO
7:6		I2C5_D	Bitwise CLR operation for IES control of I2C5 IO
5:4		I2C4_D	Bitwise CLR operation for IES control of I2C4 IO
3:0		SPI1_D	Bitwise CLR operation for IES control of SPI1 IO

10002420 IES_CFG2 **IES Control** **7FFFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		MSDC1_D						SIM2_D				SIM1_D				I2S2_D
Type		RW						RW				RW				RW
Reset		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S2_D				MSDCo_D											
Type	RW				RW											
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
30:25		MSDC1_D	IES control of MSDC1 IO [0]: MSDC1_CMD 0: Disable 1: Enable [1]: MSDC1_DAT0 [2]: MSDC1_DAT1 [3]: MSDC1_DAT2 [4]: MSDC1_DAT3 [5]: MSDC1_CLK
24:21		SIM2_D	IES control of SIM2 IO [0]: SIM2_SCLK [1]: SIM2_SRST [2]: SIM2_SIO [3]: INT_SIM2
20:17		SIM1_D	IES control of SIM1 IO [0]: SIM1_SCLK [1]: SIM1_SRST [2]: SIM1_SIO [3]: INT_SIM1
16:12		I2S2_D	IES control of I2S2 IO [0]: I2S1_LRCK [1]: I2S1_BCK [2]: I2S2_DI [3]: I2S1_DO [4]: I2S1_MCK
11:0		MSDCo_D	IES control of MSDCo IO [0]: MSDCo_DAT0

Bit(s)	Mnemonic	Name	Description
			[1]: MSDCo_DAT1 [2]: MSDCo_DAT2 [3]: MSDCo_DAT3 [4]: MSDCo_DAT4 [5]: MSDCo_DAT5 [6]: MSDCo_DAT6 [7]: MSDCo_DAT7 [8]: MSDCo_CMD [9]: MSDCo_CLK [10]: MSDCo_DSL [11]: MSDCo_RSTB

10002424 IES_CFG2_SET **IES Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		MSDC1_D						SIM2_D				SIM1_D				I2S2_D
Type		WO						WO				WO				WO
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S2_D						MSDCo_D									
Type	WO						WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:25		MSDC1_D	Bitwise SET operation for IES control of MSDC1 IO 0: Keep 1: SET bits
24:21		SIM2_D	Bitwise SET operation for IES control of SIM2 IO
20:17		SIM1_D	Bitwise SET operation for IES control of SIM1 IO
16:12		I2S2_D	Bitwise SET operation for IES control of I2S2 IO
11:0		MSDCo_D	Bitwise SET operation for IES control of MSDCo IO

10002428 IES_CFG2_CLR **IES Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		MSDC1_D						SIM2_D				SIM1_D				I2S2_D
Type		WO						WO				WO				WO
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S2_D						MSDCo_D									
Type	WO						WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:25		MSDC1_D	Bitwise CLR operation for IES control of MSDC1 IO 0: Keep

Bit(s)	Mnemonic	Name	Description
24:21		SIM2_D	1: CLR bits Bitwise CLR operation for IES control of SIM2 IO
20:17		SIM1_D	Bitwise CLR operation for IES control of SIM1 IO
16:12		I2S2_D	Bitwise CLR operation for IES control of I2S2 IO
11:0		MSDCo_D	Bitwise CLR operation for IES control of MSDCo IO

10002430 SR_CFG0 SR Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC1_D			I2So_D					AUD_CTL_D		SPI3_D			MSDCo_D		
Type	RW			RW					RW		RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D	SPI2_D			SPI1_D			EINT_D				SPIo_D		KEY_D		
Type	RW	RW			RW			RW				RW		RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:29		MSDC1_D	SR control of MSDC1 IO [0]: MSDC1_CMD 0: Disable 1: Enable [1]: MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2, MSDC1_DAT3 [2]: MSDC1_CLK
28:24		I2So_D	SR control of I2So IO [0]: I2So_LRCK [1]: I2So_BCK [2]: I2So_MCK [3]: I2So_DI, I2S3_DO
23:22		AUD_CTL_D	SR control of AUD_CTL IO [0]: AUD_INTN [1]: AUD_PDN
21:19		SPI3_D	SR control of SPI3 IO [0]: SPI3_MI [1]: SPI3_MO [2]: SPI3_CS, SPI3_CK
18:15		MSDCo_D	SR control of MSDCo IO [0]: MSDCo_DAT0, MSDCo_DAT1, MSDCo_DAT2, MSDCo_DAT3 [1]: MSDCo_DAT4, MSDCo_DAT5, MSDCo_DAT6, MSDCo_DAT7 [2]: MSDCo_CMD, MSDCo_DSL, MSDCo_RSTB [3]: MSDCo_CLK
14:12		SPI2_D	SR control of SPI2 IO [0]: SPI2_CK [1]: SPI2_MI [2]: SPI2_MO, SPI1_CS
11:9		SPI1_D	SR control of SPI1 IO [0]: SPI1_CK [1]: SPI1_MI [2]: SPI1_MO, SPI1_CS
8:5		EINT_D	SR control of EINT IO

Bit(s)	Mnemonic	Name	Description
4:2		SPIo_D	[1:0]: Reserved [2]: EINT10, EINT11 [3]: EINT12, EINT13, EINT14, EINT15, EINT16 SR control of SPIo IO [0]: SPIo_CK [1]: SPIo_MI
1:0		KEY_D	[2]: SPIo_MO, SPI1_CS SR control of KEY IO [0]: KPROW0, KPROW1, KPROW2 [1]: KPCOL0, KPCOL1, KPCOL2

10002434 **SR CFGo SE** **SR Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC1_D			I2So_D				AUD_CTL_D			SPI3_D			MSDCo_D		
Type	WO			WO				WO			WO			WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D		SPI2_D		SPI1_D			EINT_D			SPIo_D			KEY_D		
Type	WO		WO		WO			WO			WO			WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:29		MSDC1_D	Bitwise SET operation for SR control of MSDC1 IO 0: Keep 1: SET bits
28:24		I2So_D	Bitwise SET operation for SR control of I2So IO
23:22		AUD_CTL_D	Bitwise SET operation for SR control of AUD_CTL IO
21:19		SPI3_D	Bitwise SET operation for SR control of SPI3 IO
18:15		MSDCo_D	Bitwise SET operation for SR control of MSDCo IO
14:12		SPI2_D	Bitwise SET operation for SR control of SPI2 IO
11:9		SPI1_D	Bitwise SET operation for SR control of SPI1 IO
8:5		EINT_D	Bitwise SET operation for SR control of EINT IO
4:2		SPIo_D	Bitwise SET operation for SR control of SPIo IO
1:0		KEY_D	Bitwise SET operation for SR control of KEY IO

10002438 **SR CFGo CL** **SR Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC1_D			I2So_D				AUD_CTL_D			SPI3_D			MSDCo_D		
Type	WO			WO				WO			WO			WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D		SPI2_D		SPI1_D			EINT_D			SPIo_D			KEY_D		
Type	WO		WO		WO			WO			WO			WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:29		MSDC1_D	Bitwise CLR operation for SR control of MSDC1 IO 0: Keep 1: CLR bits
28:24		I2So_D	Bitwise CLR operation for SR control of I2So IO
23:22		AUD_CTL_D	Bitwise CLR operation for SR control of AUD_CTL IO
21:19		SPI3_D	Bitwise CLR operation for SR control of SPI3 IO
18:15		MSDCo_D	Bitwise CLR operation for SR control of MSDCo IO
14:12		SPI2_D	Bitwise CLR operation for SR control of SPI2 IO
11:9		SPI1_D	Bitwise CLR operation for SR control of SPI1 IO
8:5		EINT_D	Bitwise CLR operation for SR control of EINT IO
4:2		SPIo_D	Bitwise CLR operation for SR control of SPIo IO
1:0		KEY_D	Bitwise CLR operation for SR control of KEY IO

10002440 SR_CFG1 SR Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														SIM2_D		
Type														RW		
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIM2_D			SIM1_D						I2S2_D			I2S3_D			
Type	RW			RW						RW			RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
18:13		SIM2_D	SR control of SIM2 IO [1:0]: SIM2_SCLK 0: Disable 1: Enable [3:2]: SIM2_SRST, SIM2_SIO [4]: Reserved [5]: INT_SIM2
12:7		SIM1_D	SR control of SIM1 IO [1:0]: SIM1_SCLK [3:2]: SIM1_SRST, SIM1_SIO [4]: Reserved [5]: INT_SIM1
6:4		I2S2_D	SR control of I2S2 IO [0]: I2S1_LRCK [1]: I2S1_BCK, I2S1_MCK [2]: I2S2_DI, I2S1_DO
3:0		I2S3_D	Reserved [3:0]: Reserved

10002444 SR_CFG1 SE SR Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														SIM2_D		

Type														WO		
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIM2_D			SIM1_D					I2S2_D			I2S3_D				
Type	WO			WO					WO			WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
18:13		SIM2_D	Bitwise SET operation for SR control of SIM2 IO 0: Keep 1: SET bits
12:7		SIM1_D	Bitwise SET operation for SR control of SIM1 IO
6:4		I2S2_D	Bitwise SET operation for SR control of I2S2 IO
3:0		I2S3_D	Reserved

10002448 SR_CFG1_CL SR Control 00000000
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														SIM2_D		
Type														WO		
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIM2_D			SIM1_D					I2S2_D			I2S3_D				
Type	WO			WO					WO			WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
18:13		SIM2_D	Bitwise CLR operation for SR control of SIM2 IO 0: Keep 1: CLR bits
12:7		SIM1_D	Bitwise CLR operation for SR control of SIM1 IO
6:4		I2S2_D	Bitwise CLR operation for SR control of I2S2 IO
3:0		I2S3_D	Reserved

10002450 SMT_CFG0 SMT Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SPI4_D			AUD_CTL_D		SPI3_D			SPI2_D	
Type							RW			RW		RW			RW	
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI2_D	I2C5_D	I2C4_D	SPI1_D			EINT_D				SPI0_D			KEY_D	I2C0_D	
Type	RW	RW	RW	RW			RW				RW			RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
25:23		SPI4_D	Reserved [2:0]: Reserved

Bit(s)	Mnemonic	Name	Description
22:21		AUD_CTL_D	SMT control of AUD_CTL IO [0]: AUD_INTN 0: Disable 1: Enable
20:18		SPI3_D	SMT control of SPI3 IO [0]: SPI3_MI [1]: SPI3_MO [2]: SPI3_CS, SPI3_CK
17:15		SPI2_D	SMT control of SPI2 IO [0]: SPI2_CK [1]: SPI2_MI [2]: SPI2_MO, SPI2_CS
14		I2C5_D	SMT control of I2C5 IO [0]: SCL5, SDA5
13		I2C4_D	SMT control of I2C4 IO [0]: SCL4, SDA4
12:10		SPI1_D	SMT control of SPI1 IO [0]: SPI1_CK [1]: SPI1_MI [2]: SPI1_MO, SPI1_CS
9:6		EINT_D	SMT control of EINT IO [1:0]: Reserved [2]: EINT10, EINT11 [3]: EINT12, EINT13, EINT14, EINT15, EINT16
5:3		SPIo_D	SMT control of SPIo IO [0]: SPIo_CK [1]: SPIo_MI [2]: SPIo_MO, SPIo_CS
2:1		KEY_D	SMT control of KEY IO [0]: KPROW0, KPROW1, KPROW2 [1]: KPCOL0, KPCOL1, KPCOL2
0		I2Co_D	SMT control of I2Co IO [0]: SCL0, SDA0

10002454 SMT_CFG0 SET

SMT Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SPI4_D			AUD_CTL_D	SPI3_D			SPI2_D		
Type							WO			WO	WO			WO		
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI2_D	I2C5_D	I2C4_D	SPI1_D			EINT_D				SPIo_D			KEY_D	I2Co_D	
Type	WO	WO	WO	WO			WO				WO			WO	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
25:23		SPI4_D	Reserved 0: Keep 1: SET bits
22:21		AUD_CTL_D	Bitwise SET operation for SMT control of AUD_CTL IO
20:18		SPI3_D	Bitwise SET operation for SMT control of SPI3 IO

Bit(s)	Mnemonic	Name	Description
17:15		SPI2_D	Bitwise SET operation for SMT control of SPI2 IO
14		I2C5_D	Bitwise SET operation for SMT control of I2C5 IO
13		I2C4_D	Bitwise SET operation for SMT control of I2C4 IO
12:10		SPI1_D	Bitwise SET operation for SMT control of SPI1 IO
9:6		EINT_D	Bitwise SET operation for SMT control of EINT IO
5:3		SPI0_D	Bitwise SET operation for SMT control of SPI0 IO
2:1		KEY_D	Bitwise SET operation for SMT control of KEY IO
0		I2Co_D	Bitwise SET operation for SMT control of I2Co IO

10002458 SMT_CFGo_C **SMT Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							SPI4_D			AUD_CTL_D	SPI3_D			SPI2_D		
Type							WO			WO	WO			WO		
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI2_D	I2C5_D	I2C4_D	SPI1_D			EINT_D				SPI0_D			KEY_D	I2Co_D	
Type	WO	WO	WO	WO			WO				WO			WO	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
25:23		SPI4_D	Reserved 0: Keep 1: CLR bits
22:21		AUD_CTL_D	Bitwise CLR operation for SMT control of AUD_CTL IO
20:18		SPI3_D	Bitwise CLR operation for SMT control of SPI3 IO
17:15		SPI2_D	Bitwise CLR operation for SMT control of SPI2 IO
14		I2C5_D	Bitwise CLR operation for SMT control of I2C5 IO
13		I2C4_D	Bitwise CLR operation for SMT control of I2C4 IO
12:10		SPI1_D	Bitwise CLR operation for SMT control of SPI1 IO
9:6		EINT_D	Bitwise CLR operation for SMT control of EINT IO
5:3		SPI0_D	Bitwise CLR operation for SMT control of SPI0 IO
2:1		KEY_D	Bitwise CLR operation for SMT control of KEY IO
0		I2Co_D	Bitwise CLR operation for SMT control of I2Co IO

10002460 SMT_CFG1 **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													MSDC1_D			SIM2_D
Type													RW			RW
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIM2_D		SIM1_D			I2So_D			I2S2_D			MSDCo_D				
Type	RW		RW			RW			RW			RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:17		MSDC1_D	SMT control of MSDC1 IO [2:0]: Reserved
16:14		SIM2_D	SMT control of SIM2 IO [0]: SIM2_SCLK 0: Disable 1: Enable [1]: SIM2_SRST, SIM2_SIO [2]: INT_SIM2
13:11		SIM1_D	SMT control of SIM1 IO [0]: SIM1_SCLK [1]: SIM1_SRST, SIM1_SIO [2]: INT_SIM1
10:7		I2So_D	SMT control of I2So IO [0]: I2So_LRCK [1]: I2So_BCK [2]: I2So_MCK [3]: I2So_DI, I2S3_DO
6:4		I2S2_D	SMT control of I2S2 IO [0]: I2S1_LRCK [1]: I2S1_BCK, I2S1_MCK [2]: I2S2_DI, I2S1_DO
3:0		MSDCo_D	SMT control of MSDCo IO [0]: MSDCo_DAT0, MSDCo_DAT1, MSDCo_DAT2, MSDCo_DAT3 [1]: MSDCo_DAT4, MSDCo_DAT5, MSDCo_DAT6, MSDCo_DAT7 [2]: MSDCo_CMD, MSDCo_DSL, MSDCo_RSTB [3]: MSDCo_CLK

10002464 SMT_CFG1 SET **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													MSDC1_D			SIM2_D
Type													WO			WO
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIM2_D		SIM1_D			I2So_D			I2S2_D			MSDCo_D				
Type	WO		WO			WO			WO			WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:17		MSDC1_D	Bitwise SET operation for SMT control of MSDC1

Bit(s)	Mnemonic	Name	Description
			IO
			0: Keep
			1: SET bits
16:14		SIM2_D	Bitwise SET operation for SMT control of SIM2 IO
13:11		SIM1_D	Bitwise SET operation for SMT control of SIM1 IO
10:7		I2S0_D	Bitwise SET operation for SMT control of I2S0 IO
6:4		I2S2_D	Bitwise SET operation for SMT control of I2S2 IO
3:0		MSDCo_D	Bitwise SET operation for SMT control of MSDCo IO

10002468 SMT_CFG1_C
LR

SMT Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													MSDC1_D			SIM2_D
Type													WO			WO
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIM2_D		SIM1_D			I2S0_D			I2S2_D			MSDCo_D				
Type	WO		WO			WO			WO			WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:17		MSDC1_D	Bitwise CLR operation for SMT control of MSDC1 IO
			0: Keep
			1: CLR bits
16:14		SIM2_D	Bitwise CLR operation for SMT control of SIM2 IO
13:11		SIM1_D	Bitwise CLR operation for SMT control of SIM1 IO
10:7		I2S0_D	Bitwise CLR operation for SMT control of I2S0 IO
6:4		I2S2_D	Bitwise CLR operation for SMT control of I2S2 IO
3:0		MSDCo_D	Bitwise CLR operation for SMT control of MSDCo IO

10002470 RDSEL_CFG0

RDSEL Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_D	AUD_I2S_D	SPI3_D	SPI2_D	I2C5_D	I2C4_D	SPI1_D							
Type			RW	RW	RW	RW	RW	RW	RW							
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D						SPIo_D		KEY_D				I2Co_D			
Type	RW						RW		RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_D	RDSEL control of AUD_CTL IO [1:0]: AUD_INTN, AUD_PDN
27:26		AUD_I2S_D	Reserved [1:0]: Reserved
25:24		SPI3_D	RDSEL control of SPI3 IO [1:0]: SPI3_CK, SPI3_MO, SPI3_MI, SPI3_CS
23:22		SPI2_D	RDSEL control of SPI2 IO [1:0]: SPI2_CK, SPI2_MO, SPI2_MI, SPI2_CS
21:20		I2C5_D	RDSEL control of I2C5 IO [1:0]: SCL5, SDA5
19:18		I2C4_D	RDSEL control of I2C4 IO [1:0]: SCL4, SDA4
17:16		SPI1_D	RDSEL control of SPI1 IO [1:0]: SPI1_CK, SPI1_MO, SPI1_MI, SPI1_CS
15:8		EINT_D	RDSEL control of EINT IO [3:0]: Reserved [5:4]: EINT10, EINT11 [7:6]: EINT12, EINT13, EINT14, EINT15, EINT16
7:6		SPIo_D	RDSEL control of SPIo IO [1:0]: SPIo_CK, SPIo_MO, SPIo_MI, SPIo_CS
5:2		KEY_D	RDSEL control of KEY IO [1:0]: KPROW0, KPROW1, KPROW2 [3:2]: KPCOL0, KPCOL1, KPCOL2
1:0		I2Co_D	RDSEL control of I2Co IO [1:0]: SCL0, SDA0

10002474 RDSEL_CFG0
SET

RDSEL Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_D	AUD_I2S_D	SPI3_D	SPI2_D	I2C5_D	I2C4_D	SPI1_D							
Type			WO	WO	WO	WO	WO	WO	WO							
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D						SPIo_D			KEY_D			I2Co_D			
Type	WO						WO			WO			WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_D	Bitwise SET operation for RDSEL control of AUD_CTL IO 0: Keep 1: SET bits
27:26		AUD_I2S_D	Reserved
25:24		SPI3_D	Bitwise SET operation for RDSEL control of SPI3 IO
23:22		SPI2_D	Bitwise SET operation for RDSEL control of SPI2 IO
21:20		I2C5_D	Bitwise SET operation for RDSEL control of I2C5 IO
19:18		I2C4_D	Bitwise SET operation for RDSEL control of I2C4 IO
17:16		SPI1_D	Bitwise SET operation for RDSEL control of SPI1 IO
15:8		EINT_D	Bitwise SET operation for RDSEL control of EINT IO

Bit(s)	Mnemonic	Name	Description
7:6		SPIo_D	Bitwise SET operation for RDSEL control of SPIo IO
5:2		KEY_D	Bitwise SET operation for RDSEL control of KEY IO
1:0		I2Co_D	Bitwise SET operation for RDSEL control of I2Co IO

10002478 RDSEL_CFG0 RDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_D	AUD_I2S_D	SPI3_D	SPI2_D	I2C5_D	I2C4_D	SPI1_D							
Type			WO	WO	WO	WO	WO	WO	WO							
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D								SPIo_D		KEY_D			I2Co_D		
Type	WO								WO		WO			WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_D	Bitwise CLR operation for RDSEL control of AUD_CTL IO 0: Keep 1: CLR bits
27:26		AUD_I2S_D	Reserved
25:24		SPI3_D	Bitwise CLR operation for RDSEL control of SPI3 IO
23:22		SPI2_D	Bitwise CLR operation for RDSEL control of SPI2 IO
21:20		I2C5_D	Bitwise CLR operation for RDSEL control of I2C5 IO
19:18		I2C4_D	Bitwise CLR operation for RDSEL control of I2C4 IO
17:16		SPI1_D	Bitwise CLR operation for RDSEL control of SPI1 IO
15:8		EINT_D	Bitwise CLR operation for RDSEL control of EINT IO
7:6		SPIo_D	Bitwise CLR operation for RDSEL control of SPIo IO
5:2		KEY_D	Bitwise CLR operation for RDSEL control of KEY IO
1:0		I2Co_D	Bitwise CLR operation for RDSEL control of I2Co IO

10002480 RDSEL_CFG1 RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM1_D												MSDCo_D	
Type			RW												RW	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:18		SIM1_D	RDSEL control of SIM1 IO [5:0]: SIM1_SCLK [11:6]: INT_SIM1, SIM1_SRST, SIM1_SIO
17:0		MSDCo_D	RDSEL control of MSDCo IO [5:0]: MSDCo_DAT0, MSDCo_DAT1, MSDCo_DAT2, MSDCo_DAT3 [11:6]: MSDCo_DAT4, MSDCo_DAT5, MSDCo_DAT6, MSDCo_DAT7 [17:12]: MSDCo_CMD, MSDCo_DSL, MSDCo_RSTB, MSDCo_CLK

10002484 RDSEL_CFG1 SET **RDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM1_D												MSDCo_D	
Type			WO												WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:18		SIM1_D	Bitwise SET operation for RDSEL control of SIM1 IO 0: Keep 1: SET bits
17:0		MSDCo_D	Bitwise SET operation for RDSEL control of MSDCo IO

10002488 RDSEL_CFG1 CLR **RDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM1_D												MSDCo_D	
Type			WO												WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:18		SIM1_D	Bitwise CLR operation for RDSEL control of SIM1 IO 0: Keep 1: CLR bits
17:0		MSDCo_D	Bitwise CLR operation for RDSEL control of MSDCo IO

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002490 RDSEL_CFG2 RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SIM2_D											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S1_D								I2So_D							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:16		SIM2_D	RDSEL control of SIM2 IO [5:0]: SIM2_SCLK [11:6]: INT_SIM2, SIM2_SRST, SIM2_SIO
15:8		I2S1_D	Reserved [7:0]: Reserved
7:0		I2So_D	RDSEL control of I2So IO [1:0]: I2So_LRCK [3:2]: I2So_BCK [5:4]: I2So_MCK [7:6]: I2So_DI, I2S3_DO

10002494 RDSEL_CFG2 SET RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SIM2_D											
Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S1_D								I2So_D							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:16		SIM2_D	Bitwise SET operation for RDSEL control of SIM2 IO 0: Keep 1: SET bits
15:8		I2S1_D	Reserved
7:0		I2So_D	Bitwise SET operation for RDSEL control of I2So IO

10002498 RDSEL_CFG2 CLR RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SIM2_D											

Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S1_D								I2S0_D							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:16		SIM2_D	Bitwise CLR operation for RDSEL control of SIM2 IO 0: Keep 1: CLR bits
15:8		I2S1_D	Reserved
7:0		I2S0_D	Bitwise CLR operation for RDSEL control of I2S0 IO

100024A0 RDSEL_CFG3 RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC1_D															
Type	RW															
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDC1_D								I2S2_D							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
25:8		MSDC1_D	RDSEL control of MSDC1 IO Suggested value: 0x0 for 1.8V mode, 0x0C for 3.0V mode [5:0]: MSDC1_CMD [11:6]: MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2, MSDC1_DAT3 [17:12]: MSDC1_CLK
7:0		I2S2_D	RDSEL control of I2S2 IO [1:0]: I2S1_LRCK [3:2]: I2S1_BCK [5:4]: I2S1_MCK [7:6]: I2S2_DI, I2S1_DO

100024A4 RDSEL_CFG3 SET RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC1_D															
Type	WO															
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDC1_D								I2S2_D							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
25:8		MSDC1_D	Bitwise SET operation for RDSEL control of MSDC1 IO 0: Keep 1: SET bits
7:0		I2S2_D	Bitwise SET operation for RDSEL control of I2S2 IO

100024A8 RDSEL_CFG3 CLR **RDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC1_D															
Type	WO															
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDC1_D						I2S2_D									
Type	WO						WO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
25:8		MSDC1_D	Bitwise CLR operation for RDSEL control of MSDC1 IO 0: Keep 1: CLR bits
7:0		I2S2_D	Bitwise CLR operation for RDSEL control of I2S2 IO

100024B0 TDSEL_CFG0 **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_D															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPIo_D						KEY_D						I2Co_D			
Type	RW						RW						RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		EINT_D	TDSEL control of EINT IO [7:0]: Reserved [11:8]: EINT10, EINT11 [15:12]: EINT12, EINT13, EINT14, EINT15, EINT16
15:12		SPIo_D	TDSEL control of SPIo IO [3:0]: SPIo_CK, SPIo_MO, SPIo_MI, SPIo_CS
11:4		KEY_D	TDSEL control of KEY IO [3:0]: KPROW0, KPROW1, KPROW2 [7:4]: KPCOL0, KPCOL1, KPCOL2
3:0		I2Co_D	TDSEL control of I2Co IO [3:0]: SCLo, SDAo

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

100024B4 TDSEL_CFG0 **TDSEL Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPiO_D				KEY_D						I2Co_D					
Type	WO				WO						WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		EINT_D	Bitwise SET operation for TDSEL control of EINT IO 0: Keep 1: SET bits
15:12		SPiO_D	Bitwise SET operation for TDSEL control of SPiO IO
11:4		KEY_D	Bitwise SET operation for TDSEL control of KEY IO
3:0		I2Co_D	Bitwise SET operation for TDSEL control of I2Co IO

100024B8 TDSEL_CFG0 **TDSEL Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EINT_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPiO_D				KEY_D						I2Co_D					
Type	WO				WO						WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		EINT_D	Bitwise CLR operation for TDSEL control of EINT IO 0: Keep 1: CLR bits
15:12		SPiO_D	Bitwise CLR operation for TDSEL control of SPiO IO
11:4		KEY_D	Bitwise CLR operation for TDSEL control of KEY IO
3:0		I2Co_D	Bitwise CLR operation for TDSEL control of I2Co IO

100024C0 TDSEL_CFG1 **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI3_D				MSDC1_D											
Type	RW				RW											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI2_D				I2C5_D			I2C4_D			SPI1_D					
Type	RW				RW			RW			RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		SPI3_D	TDSEL control of SPI3 IO [3:0]: SPI3_CK, SPI3_MO, SPI3_MI, SPI3_CS
27:16		MSDC1_D	TDSEL control of MSDC1 IO Suggested value: 0xA [3:0]: MSDC1_CMD [7:4]: MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2, MSDC1_DAT3 [11:8]: MSDC1_CLK
15:12		SPI2_D	TDSEL control of SPI2 IO [3:0]: SPI2_CK, SPI2_MO, SPI2_MI, SPI2_CS
11:8		I2C5_D	TDSEL control of I2C5 IO [3:0]: SCL5, SDA5
7:4		I2C4_D	TDSEL control of I2C4 IO [3:0]: SCL4, SDA4
3:0		SPI1_D	TDSEL control of SPI1 IO [3:0]: SPI1_CK, SPI1_MO, SPI1_MI, SPI1_CS

100024C4 **TDSEL_CFG1** TDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI3_D				MSDC1_D											
Type	WO				WO											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI2_D				I2C5_D			I2C4_D			SPI1_D					
Type	WO				WO			WO			WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		SPI3_D	Bitwise SET operation for TDSEL control of SPI3 IO 0: Keep 1: SET bits
27:16		MSDC1_D	Bitwise SET operation for TDSEL control of MSDC1 IO
15:12		SPI2_D	Bitwise SET operation for TDSEL control of SPI2 IO
11:8		I2C5_D	Bitwise SET operation for TDSEL control of I2C5 IO
7:4		I2C4_D	Bitwise SET operation for TDSEL control of I2C4 IO
3:0		SPI1_D	Bitwise SET operation for TDSEL control of SPI1 IO

100024C8 TDSEL_CFG1 CLR **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI3_D								MSDC1_D							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI2_D				I2C5_D				I2C4_D				SPI1_D			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		SPI3_D	Bitwise CLR operation for TDSEL control of SPI3 IO 0: Keep 1: CLR bits
27:16		MSDC1_D	Bitwise CLR operation for TDSEL control of MSDC1 IO
15:12		SPI2_D	Bitwise CLR operation for TDSEL control of SPI2 IO
11:8		I2C5_D	Bitwise CLR operation for TDSEL control of I2C5 IO
7:4		I2C4_D	Bitwise CLR operation for TDSEL control of I2C4 IO
3:0		SPI1_D	Bitwise CLR operation for TDSEL control of SPI1 IO

100024D0 TDSEL_CFG2 **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SIM2_D								SIM1_D							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		SIM2_D	TDSEL control of SIM2 IO Suggested value: 0xA [3:0]: SIM2_SCLK [7:4]: INT_SIM2, SIM2_SRST, SIM2_SIO
23:16		SIM1_D	TDSEL control of SIM1 IO Suggested value: 0xA [3:0]: SIM1_SCLK [7:4]: INT_SIM1, SIM1_SRST, SIM1_SIO
15:0		MSDCo_D	TDSEL control of MSDCo IO [3:0]: MSDCo_DAT0, MSDCo_DAT1, MSDCo_DAT2, MSDCo_DAT3 [7:4]: MSDCo_DAT4, MSDCo_DAT5, MSDCo_DAT6, MSDCo_DAT7 [11:8]: MSDCo_CMD, MSDCo_DSL, MSDCo_RSTB [15:12]: MSDCo_CLK

100024D4 TDSEL_CFG2 TDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SIM2_D								SIM1_D							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		SIM2_D	Bitwise SET operation for TDSEL control of SIM2 IO 0: Keep 1: SET bits
23:16		SIM1_D	Bitwise SET operation for TDSEL control of SIM1 IO
15:0		MSDCo_D	Bitwise SET operation for TDSEL control of MSDCo IO

100024D8 TDSEL_CFG2 TDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SIM2_D								SIM1_D							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		SIM2_D	Bitwise CLR operation for TDSEL control of SIM2 IO 0: Keep 1: CLR bits
23:16		SIM1_D	Bitwise CLR operation for TDSEL control of SIM1 IO
15:0		MSDCo_D	Bitwise CLR operation for TDSEL control of MSDCo IO

100024E0 TDSEL_CFG3 TDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S2_D															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2So_D															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		I2S2_D	TDSEL control of I2S2 IO [3:0]: I2S1_LRCK [7:4]: I2S1_BCK [11:8]: I2S1_MCK [15:12]: I2S2_DI, I2S1_DO
15:0		I2So_D	TDSEL control of I2So IO [3:0]: I2So_LRCK [7:4]: I2So_BCK [11:8]: I2So_MCK [15:12]: I2So_DI, I2S3_DO

100024E4 TDSEL_CFG3 TDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S2_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2So_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		I2S2_D	Bitwise SET operation for TDSEL control of I2S2 IO 0: Keep 1: SET bits
15:0		I2So_D	Bitwise SET operation for TDSEL control of I2So IO

100024E8 TDSEL_CFG3 TDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S2_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2So_D															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		I2S2_D	Bitwise CLR operation for TDSEL control of I2S2 IO 0: Keep 1: CLR bits
15:0		I2So_D	Bitwise CLR operation for TDSEL control of I2So IO

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

100024F0 TDSEL_CFG4 TDSEL Control 000000F0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SLP				AUD_CTL_D			
Type									RW				RW			
Reset									1	1	1	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:4		SLP	TDSEL value for sleep mode [3:0]: TDSEL value of IOs in bottom side in sleep mode Suggested value: 0xF
3:0		AUD_CTL_D	TDSEL control of AUD_CTL IO [3:0]: AUD_INTN, AUD_PDN

100024F4 TDSEL_CFG4 TDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SLP				AUD_CTL_D			
Type									WO				WO			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:4		SLP	Bitwise CLR operation for TDSEL value for Sleep mode 0: Keep 1: SET bits
3:0		AUD_CTL_D	Bitwise SET operation for TDSEL control of AUD_CTL IO

100024F8 TDSEL_CFG4 TDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name									SLP				AUD_CTL_D			
Type									WO				WO			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:4		SLP	Bitwise CLR operation for TDSEL value for Sleep mode 0: Keep 1: CLR bits
3:0		AUD_CTL_D	Bitwise CLR operation for TDSEL control of AUD_CTL IO

10002500 PUPD_CFG0 PUPD Control 3F818036

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM2_D			SIM1_D			MSDC1_D					MSDCo_D		
Type			RW			RW			RW					RW		
Reset			1	1	1	1	1	1	1	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D										KEY_D					
Type	RW										RW					
Reset	1	0	0	0	0	0	0	0	0	0	1	1	0	1	1	0

Bit(s)	Mnemonic	Name	Description
29:27		SIM2_D	PUPD control of SIM2 IO [0]: SIM2_SCLK PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 20Kohm 0/1/0: Pull-up with 5Kohm 0/1/1: Pull-up with 5Kohm//20Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 75Kohm 1/1/1: Pull-down with 75Kohm//75Kohm [1]: SIM2_SRST [2]: SIM2_SIO
26:24		SIM1_D	PUPD control of SIM1 IO [0]: SIM1_SCLK PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 20Kohm 0/1/0: Pull-up with 5Kohm 0/1/1: Pull-up with 5Kohm//20Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 75Kohm 1/1/1: Pull-down with 75Kohm//75Kohm [1]: SIM1_SRST [2]: SIM1_SIO
23:18		MSDC1_D	PUPD control of MSDC1 IO [0]: MSDC1_CMD PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 10Kohm 0/1/0: Pull-up with 50Kohm

Bit(s)	Mnemonic	Name	Description
17:6		MSDCo_D	<p>0/1/1: Pull-up with 10Kohm//50Kohm 1/0/0: High-Z 1/0/1: Pull-down with 10Kohm 1/1/0: Pull-down with 50Kohm 1/1/1: Pull-down with 10Kohm//50Kohm [1]: MSDC1_DAT0 [2]: MSDC1_DAT1 [3]: MSDC1_DAT2 [4]: MSDC1_DAT3 [5]: MSDC1_CLK PUPD control of MSDCo IO [0]: MSDCo_DAT0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 10Kohm 0/1/0: Pull-up with 50Kohm 0/1/1: Pull-up with 10Kohm//50Kohm 1/0/0: High-Z 1/0/1: Pull-down with 10Kohm 1/1/0: Pull-down with 50Kohm 1/1/1: Pull-down with 10Kohm//50Kohm [1]: MSDCo_DAT1 [2]: MSDCo_DAT2 [3]: MSDCo_DAT3 [4]: MSDCo_DAT4 [5]: MSDCo_DAT5 [6]: MSDCo_DAT6 [7]: MSDCo_DAT7 [8]: MSDCo_CMD [9]: MSDCo_CLK [10]: MSDCo_DSL [11]: MSDCo_RSTB</p>
5:0		KEY_D	<p>PUPD control of KEY IO [0]: KPCOL0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 75Kohm 0/1/0: Pull-up with 200Kohm 0/1/1: Pull-up with 75Kohm//200Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 200Kohm 1/1/1: Pull-down with 75Kohm//200Kohm [1]: KPCOL1 [2]: KPCOL2 [3]: KPROW0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 75Kohm 0/1/0: Pull-up with 2Kohm 0/1/1: Pull-up with 2Kohm//75Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 2Kohm 1/1/1: Pull-down with 2Kohm//75Kohm [4]: KPROW1 [5]: KPROW2</p>

10002504 PUPD_CFG0
SET

PUPD Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM2_D			SIM1_D			MSDC1_D				MSDCo_D			
Type			WO			WO			WO				WO			
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D										KEY_D					
Type	WO										WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:27		SIM2_D	Bitwise SET operation for PUPD control of SIM2 IO 0: Keep 1: SET bits
26:24		SIM1_D	Bitwise SET operation for PUPD control of SIM1 IO
23:18		MSDC1_D	Bitwise SET operation for PUPD control of MSDC1 IO
17:6		MSDCo_D	Bitwise SET operation for PUPD control of MSDCo IO
5:0		KEY_D	Bitwise SET operation for PUPD control of KEY IO

10002508 PUPD_CFG0
CLR

PUPD Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM2_D			SIM1_D			MSDC1_D				MSDCo_D			
Type			WO			WO			WO				WO			
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D										KEY_D					
Type	WO										WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:27		SIM2_D	Bitwise CLR operation for PUPD control of SIM2 IO 0: Keep 1: CLR bits
26:24		SIM1_D	Bitwise CLR operation for PUPD control of SIM1 IO
23:18		MSDC1_D	Bitwise CLR operation for PUPD control of MSDC1 IO
17:6		MSDCo_D	Bitwise CLR operation for PUPD control of MSDCo IO
5:0		KEY_D	Bitwise CLR operation for PUPD control of KEY IO

10002510 Ro_CFG0

Ro Control

40000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_D	SIM2_D			SIM1_D			MSDC1_D						MSDCo_D	
Type		RW	RW			RW			RW						RW	
Reset		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D								KEY_D							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30		EINT_D	G control of EINT IO [0]: EINT16 0: Analog GPIO mode 1: Digital GPIO mode
29:27		SIM2_D	Ro control of SIM2 IO SIM mode: [Ro:R1]=[1:0] or [1:1] [0]: SIM2_SCLK PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 20Kohm 0/1/0: Pull-up with 5Kohm 0/1/1: Pull-up with 5Kohm//20Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 75Kohm 1/1/1: Pull-down with 75Kohm//75Kohm [1]: SIM2_SRST [2]: SIM2_SIO
26:24		SIM1_D	Ro control of SIM1 IO SIM mode: [Ro:R1]=[1:0] or [1:1] [0]: SIM1_SCLK PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 20Kohm 0/1/0: Pull-up with 5Kohm 0/1/1: Pull-up with 5Kohm//20Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 75Kohm 1/1/1: Pull-down with 75Kohm//75Kohm [1]: SIM1_SRST [2]: SIM1_SIO
23:18		MSDC1_D	Ro control of MSDC1 IO [0]: MSDC1_CMD PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 10Kohm 0/1/0: Pull-up with 50Kohm 0/1/0: Pull-up with 10Kohm//50Kohm 1/0/0: High-Z 1/0/1: Pull-down with 10Kohm 1/1/0: Pull-down with 50Kohm 1/1/0: Pull-down with 10Kohm//50Kohm [1]: MSDC1_DAT0 [2]: MSDC1_DAT1 [3]: MSDC1_DAT2 [4]: MSDC1_DAT3 [5]: MSDC1_CLK

Bit(s)	Mnemonic	Name	Description
17:6		MSDCo_D	Ro control of MSDCo IO [0]: MSDCo_DAT0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 10Kohm 0/1/0: Pull-up with 50Kohm 0/1/1: Pull-up with 10Kohm//50Kohm 1/0/0: High-Z 1/0/1: Pull-down with 10Kohm 1/1/0: Pull-down with 50Kohm 1/1/1: Pull-down with 10Kohm//50Kohm [1]: MSDCo_DAT1 [2]: MSDCo_DAT2 [3]: MSDCo_DAT3 [4]: MSDCo_DAT4 [5]: MSDCo_DAT5 [6]: MSDCo_DAT6 [7]: MSDCo_DAT7 [8]: MSDCo_CMD [9]: MSDCo_CLK [10]: MSDCo_DSL [11]: MSDCo_RSTB
5:0		KEY_D	Ro control of KEY IO [0]: KPCOL0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 75Kohm 0/1/0: Pull-up with 200Kohm 0/1/1: Pull-up with 75Kohm//200Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 200Kohm 1/1/1: Pull-down with 75Kohm//200Kohm [1]: KPCOL1 [2]: KPCOL2 [3]: KPROW0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 75Kohm 0/1/0: Pull-up with 2Kohm 0/1/1: Pull-up with 2Kohm//75Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 2Kohm 1/1/1: Pull-down with 2Kohm//75Kohm [4]: KPROW1 [5]: KPROW2

10002514 Ro CFGo SE **Ro Control** 00000000
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_D	SIM2_D			SIM1_D			MSDC1_D						MSDCo_D	
Type		WO	WO			WO			WO						WO	
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D										KEY_D					

Type	WO										WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30		EINT_D	Bitwise SET operation for Ro control of EINT IO 0: Keep 1: SET bits
29:27		SIM2_D	Bitwise SET operation for Ro control of SIM2 IO
26:24		SIM1_D	Bitwise SET operation for Ro control of SIM1 IO
23:18		MSDC1_D	Bitwise SET operation for Ro control of MSDC1 IO
17:6		MSDCo_D	Bitwise SET operation for Ro control of MSDCo IO
5:0		KEY_D	Bitwise SET operation for Ro control of KEY IO

10002518 R0 CFG0 CL R Ro Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		EINT_D	SIM2_D			SIM1_D			MSDC1_D						MSDCo_D	
Type		WO	WO			WO			WO						WO	
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D										KEY_D					
Type	WO										WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30		EINT_D	Bitwise CLR operation for Ro control of EINT IO 0: Keep 1: CLR bits
29:27		SIM2_D	Bitwise CLR operation for Ro control of SIM2 IO
26:24		SIM1_D	Bitwise CLR operation for Ro control of SIM1 IO
23:18		MSDC1_D	Bitwise CLR operation for Ro control of MSDC1 IO
17:6		MSDCo_D	Bitwise CLR operation for Ro control of MSDCo IO
5:0		KEY_D	Bitwise CLR operation for Ro control of KEY IO

10002520 R1 CFG0 R1 Control 3FFFFFF7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM2_D			SIM1_D			MSDC1_D						MSDCo_D	
Type			RW			RW			RW						RW	
Reset			1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D										KEY_D					
Type	RW										RW					
Reset	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1

Bit(s)	Mnemonic	Name	Description
29:27		SIM2_D	R1 control of SIM2 IO SIM mode: [Ro:R1]=[1:0] or [1:1] [0]: SIM2_SCLK PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 20Kohm 0/1/0: Pull-up with 5Kohm 0/1/1: Pull-up with 5Kohm//20Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 75Kohm 1/1/1: Pull-down with 75Kohm//75Kohm [1]: SIM2_SRST [2]: SIM2_SIO
26:24		SIM1_D	R1 control of SIM1 IO SIM mode: [Ro:R1]=[1:0] or [1:1] [0]: SIM1_SCLK PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 20Kohm 0/1/0: Pull-up with 5Kohm 0/1/1: Pull-up with 5Kohm//20Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 75Kohm 1/1/1: Pull-down with 75Kohm//75Kohm [1]: SIM1_SRST [2]: SIM1_SIO
23:18		MSDC1_D	R1 control of MSDC1 IO [0]: MSDC1_CMD PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 10Kohm 0/1/0: Pull-up with 50Kohm 0/1/1: Pull-up with 10Kohm//50Kohm 1/0/0: High-Z 1/0/1: Pull-down with 10Kohm 1/1/0: Pull-down with 50Kohm 1/1/1: Pull-down with 10Kohm//50Kohm [1]: MSDC1_DAT0 [2]: MSDC1_DAT1 [3]: MSDC1_DAT2 [4]: MSDC1_DAT3 [5]: MSDC1_CLK
17:6		MSDCo_D	R1 control of MSDCo IO [0]: MSDCo_DAT0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 10Kohm 0/1/0: Pull-up with 50Kohm 0/1/1: Pull-up with 10Kohm//50Kohm 1/0/0: High-Z 1/0/1: Pull-down with 10Kohm 1/1/0: Pull-down with 50Kohm 1/1/1: Pull-down with 10Kohm//50Kohm [1]: MSDCo_DAT1 [2]: MSDCo_DAT2 [3]: MSDCo_DAT3 [4]: MSDCo_DAT4 [5]: MSDCo_DAT5 [6]: MSDCo_DAT6

Bit(s)	Mnemonic	Name	Description
5:0		KEY_D	[7]: MSDCo_DAT7 [8]: MSDCo_CMD [9]: MSDCo_CLK [10]: MSDCo_DSL [11]: MSDCo_RSTB R1 control of KEY IO [0]: KPCOL0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 75Kohm 0/1/0: Pull-up with 200Kohm 0/1/1: Pull-up with 75Kohm//200Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 200Kohm 1/1/1: Pull-down with 75Kohm//200Kohm [1]: KPCOL1 [2]: KPCOL2 [3]: KPROW0 PUPD/R1/Ro: 0/0/0: High-Z 0/0/1: Pull-up with 75Kohm 0/1/0: Pull-up with 2Kohm 0/1/1: Pull-up with 2Kohm//75Kohm 1/0/0: High-Z 1/0/1: Pull-down with 75Kohm 1/1/0: Pull-down with 2Kohm 1/1/1: Pull-down with 2Kohm//75Kohm [4]: KPROW1 [5]: KPROW2

10002524 R1 CFGo SE **R1 Control** **00000000**

T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM2_D			SIM1_D			MSDC1_D						MSDCo_D	
Type			WO			WO			WO						WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D										KEY_D					
Type	WO										WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:27		SIM2_D	Bitwise SET operation for R1 control of SIM2 IO 0: Keep 1: SET bits
26:24		SIM1_D	Bitwise SET operation for R1 control of SIM1 IO
23:18		MSDC1_D	Bitwise SET operation for R1 control of MSDC1 IO
17:6		MSDCo_D	Bitwise SET operation for R1 control of MSDCo IO
5:0		KEY_D	Bitwise SET operation for R1 control of KEY IO

10002528 R1 CFG0 CL
R

R1 Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM2_D				SIM1_D			MSDC1_D				MSDCo_D		
Type			WO				WO			WO				WO		
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D										KEY_D					
Type	WO										WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:27		SIM2_D	Bitwise CLR operation for R1 control of SIM2 IO 0: Keep 1: CLR bits
26:24		SIM1_D	Bitwise CLR operation for R1 control of SIM1 IO
23:18		MSDC1_D	Bitwise CLR operation for R1 control of MSDC1 IO
17:6		MSDCo_D	Bitwise CLR operation for R1 control of MSDCo IO
5:0		KEY_D	Bitwise CLR operation for R1 control of KEY IO

10002530 PD CFG0

PD Control

07FFFFFFC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		I2C5_D		I2C4_D		SPI1_D				EINT_D						
Type		RW		RW		RW				RW						
Reset		0	0	0	0	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D										SPIo_D			I2Co_D		
Type	RW										RW			RW		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

Bit(s)	Mnemonic	Name	Description
30:29		I2C5_D	Pull-down control of I2C5 IO [0]: SDA5 0: N/A 1: Pull down with 75Kohm
28:27		I2C4_D	Pull-down control of I2C4 IO [0]: SDA4 0: N/A 1: Pull down with 75Kohm
26:23		SPI1_D	Pull-down control of SPI1 IO [0]: SPI1_CK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SPI1_MI [2]: SPI1_MO [3]: SPI1_CS

Bit(s)	Mnemonic	Name	Description
22:6		EINT_D	Pull-down control of EINT IO [9:0]: Reserved PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [10]: EINT10 [11]: EINT11 [12]: EINT12 [13]: EINT13 [14]: EINT14 [15]: EINT15 [16]: EINT16
5:2		SPIo_D	Pull-down control of SPIo IO [0]: SPIo_CK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SPIo_MI [2]: SPIo_MO [3]: SPIo_CS
1:0		I2Co_D	Pull-down control of I2Co IO [0]: SDAo 0: N/A 1: Pull down with 75Kohm [1]: SCLo

10002534 PD CFGo SE PD Control 00000000
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		I2C5_D			I2C4_D		SPI1_D			EINT_D						
Type		WO			WO		WO			WO						
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D										SPIo_D			I2Co_D		
Type	WO										WO			WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:29		I2C5_D	Bitwise SET operation for pull-down control of I2C5 IO 0: Keep 1: SET bits
28:27		I2C4_D	Bitwise SET operation for pull-down control of I2C4 IO
26:23		SPI1_D	Bitwise SET operation for pull-down control of SPI1 IO
22:6		EINT_D	Bitwise SET operation for pull-down control of EINT IO
5:2		SPIo_D	Bitwise SET operation for pull-down control of SPIo IO
1:0		I2Co_D	Bitwise SET operation for pull-down control of

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002538 PD_CFG0 CLR **PD Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		I2C5_D			I2C4_D		SPI1_D			EINT_D						
Type		WO			WO		WO			WO						
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D						SPI0_D					I2Co_D				
Type	WO						WO					WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:29		I2C5_D	Bitwise CLR operation for pull-down control of I2C5 IO 0: Keep 1: CLR bits
28:27		I2C4_D	Bitwise CLR operation for pull-down control of I2C4 IO
26:23		SPI1_D	Bitwise CLR operation for pull-down control of SPI1 IO
22:6		EINT_D	Bitwise CLR operation for pull-down control of EINT IO
5:2		SPI0_D	Bitwise CLR operation for pull-down control of SPI0 IO
1:0		I2Co_D	Bitwise CLR operation for pull-down control of I2Co IO

10002540 PD_CFG1 **PD Control** **0E00FFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					MSDCo_D											
Type					RW											
Reset					1	1	1	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUD_CTL_D			SPI3_D				I2So_D				SPI2_D				
Type	RW			RW				RW				RW				
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
27:16		MSDCo_D	Pull-down control of MSDCo IO [11:0]: Reserved
15:13		AUD_CTL_D	Pull-down control of AUD_CTL IO [0]: AUD_INTN PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: AUD_PDN [2]: Reserved

Bit(s)	Mnemonic	Name	Description
12:9		SPI3_D	Pull-down control of SPI3 IO [0]: SPI3_MI PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SPI3_MO [2]: SPI3_CK [3]: SPI3_CS
8:4		I2So_D	Pull-down control of I2So IO [0]: I2So_LRCK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: I2So_BCK [2]: I2So_MCK [3]: I2So_DI [4]: I2S3_DO
3:0		SPI2_D	Pull-down control of SPI2 IO [0]: SPI2_CK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SPI2_MI [2]: SPI2_MO [3]: SPI2_CS

10002544 PD_CFG1_SE PD Control 00000000
 T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					MSDCo_D											
Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUD_CTL_D			SPI3_D			I2So_D				SPI2_D					
Type	WO			WO			WO				WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:16		MSDCo_D	Bitwise SET operation for pull-down control of MSDCo IO 0: Keep 1: SET bits
15:13		AUD_CTL_D	Bitwise SET operation for pull-down control of AUD_CTL IO
12:9		SPI3_D	Bitwise SET operation for pull-down control of SPI3 IO
8:4		I2So_D	Bitwise SET operation for pull-down control of I2So IO
3:0		SPI2_D	Bitwise SET operation for pull-down control of

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002548 PD_CFG1_CL **PD Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					MSDCo_D											
Type					WO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUD_CTL_D			SPI3_D				I2So_D				SPI2_D				
Type	WO			WO				WO				WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:16		MSDCo_D	Bitwise CLR operation for pull-down control of MSDCo IO 0: Keep 1: CLR bits
15:13		AUD_CTL_D	Bitwise CLR operation for pull-down control of AUD_CTL IO
12:9		SPI3_D	Bitwise CLR operation for pull-down control of SPI3 IO
8:4		I2So_D	Bitwise CLR operation for pull-down control of I2So IO
3:0		SPI2_D	Bitwise CLR operation for pull-down control of SPI2 IO

10002550 PD_CFG2 **PD Control** **0000007F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										I2S2_D				SIM2_D	SIM1_D	
Type										RW				RW	RW	
Reset										1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
6:2		I2S2_D	Pull-down control of I2S2 IO [0]: I2S1_LRCK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: I2S1_BCK [2]: I2S2_DI [3]: I2S1_DO [4]: I2S1_MCK

Bit(s)	Mnemonic	Name	Description
1		SIM2_D	Pull-down control of SIM2_INT IO [0]: INT_SIM2 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A
0		SIM1_D	Pull-down control of SIM1_INT IO [0]: INT_SIM1 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A

10002554 PD_CFG2_SE **PD Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										I2S2_D					SIM2_D	SIM1_D
Type										WO					WO	WO
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6:2		I2S2_D	Bitwise SET operation for pull-down control of I2S2 IO 0: Keep 1: SET bits
1		SIM2_D	Bitwise SET operation for pull-down control of SIM2 IO
0		SIM1_D	Bitwise SET operation for pull-down control of SIM1 IO

10002558 PD_CFG2_CL **PD Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										I2S2_D					SIM2_D	SIM1_D
Type										WO					WO	WO
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
6:2		I2S2_D	Bitwise CLR operation for pull-down control of I2S2 IO 0: Keep 1: CLR bits
1		SIM2_D	Bitwise CLR operation for pull-down control of SIM2 IO
0		SIM1_D	Bitwise CLR operation for pull-down control of SIM1 IO

10002560 PU_CFG0 **PU Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				SPI2_D				SPI1_D				EINT_D				
Type				RW				RW				RW				
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D												SPIo_D			
Type	RW												RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:25		SPI2_D	Pull-up control of SPI2 IO [0]: SPI2_CK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SPI2_MI [2]: SPI2_MO [3]: SPI2_CS
24:21		SPI1_D	Pull-up control of SPI1 IO [0]: SPI1_CK PU/PD: 0/0: N/A 1/0: Pull up 0/1: Pull down 1/1: N/A [1]: SPI1_MI [2]: SPI1_MO [3]: SPI1_CS
20:4		EINT_D	Pull-up control of EINT IO [9:0]: Reserved PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [10]: EINT10 [11]: EINT11 [12]: EINT12 [13]: EINT13 [14]: EINT14 [15]: EINT15 [16]: EINT16
3:0		SPIo_D	Pull-up control of SPIo IO

Bit(s)	Mnemonic	Name	Description
			[0]: SPIo_CK PU/PD: 0/0: N/A 1/0: Pull up with 75K 0/1: Pull down 1/1: N/A [1]: SPIo_MI [2]: SPIo_MO [3]: SPIo_CS

10002564 PU_CFGo_SE **PU Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				SPI2_D				SPI1_D				EINT_D				
Type				WO				WO				WO				
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D											SPIo_D				
Type	WO											WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:25		SPI2_D	Bitwise SET operation for pull-up control of SPI2 IO 0: Keep 1: SET bits
24:21		SPI1_D	Bitwise SET operation for pull-up control of SPI1 IO
20:4		EINT_D	Bitwise SET operation for pull-up control of EINT IO
3:0		SPIo_D	Bitwise SET operation for pull-up control of SPIo IO

10002568 PU_CFGo_CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				SPI2_D				SPI1_D				EINT_D				
Type				WO				WO				WO				
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D											SPIo_D				
Type	WO											WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:25		SPI2_D	Bitwise CLR operation for pull-up control of SPI2 IO 0: Keep 1: CLR bits
24:21		SPI1_D	Bitwise CLR operation for pull-up control of

Bit(s)	Mnemonic	Name	Description
20:4		EINT_D	SPI1 IO Bitwise CLR operation for pull-up control of EINT IO
3:0		SPIo_D	Bitwise CLR operation for pull-up control of SPIo IO

10002570 PU_CFG1 PU Control 001FF000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									MSDCo_D							
Type									RW							
Reset									0	0	0	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D				AUD_CTL_D			SPI3_D			I2So_D					
Type	RW				RW			RW			RW					
Reset	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:12		MSDCo_D	Pull-up control of MSDCo IO
11:9		AUD_CTL_D	[11:0]: Reserved Pull-up control of AUD_CTL IO [0]: AUD_INTN PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: AUD_PDN [2]: Reserved
8:5		SPI3_D	Pull-up control of SPI3 IO [0]: SPI3_MI PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SPI3_MO [2]: SPI3_CK [3]: SPI3_CS
4:0		I2So_D	Pull-up control of I2So IO [0]: I2So_LRCK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: I2So_BCK [2]: I2So_MCK [3]: I2So_DI [4]: I2S3_DO

10002574 PU_CFG1 SE T PU Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name									MSDCo_D							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D				AUD_CTL_D				SPI3_D				I2So_D			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:12		MSDCo_D	Bitwise SET operation for pull-up control of MSDCo IO 0: Keep 1: SET bits
11:9		AUD_CTL_D	Bitwise SET operation for pull-up control of AUD_CTL IO
8:5		SPI3_D	Bitwise SET operation for pull-up control of SPI3 IO
4:0		I2So_D	Bitwise SET operation for pull-up control of I2So IO

10002578 PU_CFG1 CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									MSDCo_D							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDCo_D				AUD_CTL_D				SPI3_D				I2So_D			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:12		MSDCo_D	Bitwise CLR operation for pull-up control of MSDCo IO 0: Keep 1: CLR bits
11:9		AUD_CTL_D	Bitwise CLR operation for pull-up control of AUD_CTL IO
8:5		SPI3_D	Bitwise CLR operation for pull-up control of SPI3 IO
4:0		I2So_D	Bitwise CLR operation for pull-up control of I2So IO

10002580 PU_CFG2 **PU Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				I2S2_D				SIM2_D				SIM1_D				

Type				RW					RW				RW			
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12:8		I2S2_D	Pull-up control of I2S2 IO [0]: I2S1_LRCK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: I2S1_BCK [2]: I2S2_DI [3]: I2S1_DO [4]: I2S1_MCK
7:4		SIM2_D	INS/Pull-up control of SIM2 IO [0]: SIM2_SCLK 0: Normal mode 1: Special mode [1]: SIM2_SRST 0: Normal mode 1: Special mode [2]: SIM2_SIO 0: Normal mode 1: Special mode [3]:INT_SIM2 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A
3:0		SIM1_D	INS/Pull-up control of SIM1 IO [0]: SIM1_SCLK 0: Normal mode 1: Special mode [1]: SIM1_SRST 0: Normal mode 1: Special mode [2]: SIM1_SIO 0: Normal mode 1: Special mode [3]: INT_SIM1 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A

10002584 **PU_CFG2_SE** **PU Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				I2S2_D				SIM2_D				SIM1_D				

Type				WO					WO				WO			
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12:8		I2S2_D	Bitwise SET operation for pull-up control of I2S2 IO 0: Keep 1: SET bits
7:4		SIM2_D	Bitwise SET operation for INS/pull-up control of SIM2 IO
3:0		SIM1_D	Bitwise SET operation for INS/pull-up control of SIM1 IO

10002588 PU_CFG2_CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				I2S2_D				SIM2_D				SIM1_D				
Type				WO				WO				WO				
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12:8		I2S2_D	Bitwise CLR operation for pull-up control of I2S2 IO 0: Keep 1: CLR bits
7:4		SIM2_D	Bitwise CLR operation for INS/pull-up control of SIM2 IO
3:0		SIM1_D	Bitwise CLR operation for INS/pull-up control of SIM1 IO

10002590 DRV_CFG0 **DRV Control** **15555555**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_D	SPI3_D	AUD_I2S_D	SPI2_D	I2C5_D	I2C4_D	SPI1_D							
Type			RW	RW	RW	RW	RW	RW	RW							
Reset			0	1	0	1	0	1	0	1	0	1	0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D					SPiO_D			KEY_D			I2Co_D				
Type	RW					RW			RW			RW				
Reset	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_D	Driving control of AUD_CTL IO [1:0]: AUD_INTN, AUD_PDN 00: 2mA 01: 4mA

Bit(s)	Mnemonic	Name	Description
			10: 6mA 11: 8mA
27:26		SPI3_D	Driving control of SPI3 IO [1:0]: SPI3_CK, SPI3_MO, SPI3_MI, SPI3_CS 00: 2mA 01: 4mA 10: 6mA 11: 8mA
25:24		AUD_I2S_D	Reserved [1:0]: Reserved
23:22		SPI2_D	Driving control of SPI2 IO [1:0]: SPI2_CK, SPI2_MO, SPI2_MI, SPI2_CS 00: 2mA 01: 4mA 10: 6mA 11: 8mA
21:20		I2C5_D	Driving control of I2C5 IO [0]: SDA5 0: Weak output low driving strength 1: Strong output low driving strength [1]: SCL5
19:18		I2C4_D	Driving control of I2C4 IO [0]: SDA4 0: Weak output low driving strength 1: Strong output low driving strength [1]: SCL4
17:16		SPI1_D	Driving control of SPI1 IO [1:0]: SPI1_CK, SPI1_MO, SPI1_MI, SPI1_CS 00: 2mA 01: 4mA 10: 6mA 11: 8mA
15:8		EINT_D	Driving control of EINT IO [3:0]: Reserved 00: 2mA 01: 4mA 10: 6mA 11: 8mA [5:4]: EINT10, EINT11 [7:6]: EINT12, EINT13, EINT14, EINT15, EINT16
7:6		SPIo_D	Driving control of SPIo IO [1:0]: SPIo_CK, SPIo_MO, SPIo_MI, SPIo_CS 00: 2mA 01: 4mA 10: 6mA 11: 8mA
5:2		KEY_D	Driving control of KEY IO [1:0]: KPROW0, KPROW1, KPROW2 00: 2mA 01: 4mA 10: 6mA 11: 8mA [3:2]: KPCOL0, KPCOL1, KPCOL2
1:0		I2Co_D	Driving control of I2Co IO [0]: SDAo 0: Weak output low driving strength 1: Strong output low driving strength [1]: SCLo

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002594 DRV_CFGo_S **DRV Control** **00000000**
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_D	SPI3_D	AUD_I2S_D	SPI2_D	I2C5_D	I2C4_D	SPI1_D							
Type			WO	WO	WO	WO	WO	WO	WO							
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D				SPIo_D				KEY_D				I2Co_D			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_D	Bitwise SET operation for driving control of AUD_CTL IO 0: Keep 1: SET bits
27:26		SPI3_D	Bitwise SET operation for driving control of SPI3 IO
25:24		AUD_I2S_D	Reserved
23:22		SPI2_D	Bitwise SET operation for driving control of SPI2 IO
21:20		I2C5_D	Bitwise SET operation for driving control of I2C5 IO
19:18		I2C4_D	Bitwise SET operation for driving control of I2C4 IO
17:16		SPI1_D	Bitwise SET operation for driving control of SPI1 IO
15:8		EINT_D	Bitwise SET operation for driving control of EINT IO
7:6		SPIo_D	Bitwise SET operation for driving control of SPIo IO
5:2		KEY_D	Bitwise SET operation for driving control of KEY IO
1:0		I2Co_D	Bitwise SET operation for driving control of I2Co IO

10002598 DRV_CFGo_C **DRV Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_D	SPI3_D	AUD_I2S_D	SPI2_D	I2C5_D	I2C4_D	SPI1_D							
Type			WO	WO	WO	WO	WO	WO	WO							
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_D				SPIo_D				KEY_D				I2Co_D			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_D	Bitwise CLR operation for driving control of AUD_CTL IO

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: CLR bits
27:26		SPI3_D	Bitwise CLR operation for driving control of SPI3 IO
25:24		AUD_I2S_D	Reserved
23:22		SPI2_D	Bitwise CLR operation for driving control of SPI2 IO
21:20		I2C5_D	Bitwise CLR operation for driving control of I2C5 IO
19:18		I2C4_D	Bitwise CLR operation for driving control of I2C4 IO
17:16		SPI1_D	Bitwise CLR operation for driving control of SPI1 IO
15:8		EINT_D	Bitwise CLR operation for driving control of EINT IO
7:6		SPIo_D	Bitwise CLR operation for driving control of SPIo IO
5:2		KEY_D	Bitwise CLR operation for driving control of KEY IO
1:0		I2Co_D	Bitwise CLR operation for driving control of I2Co IO

100025A0 DRV_CFG1							DRV Control							140A06DB			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name			SIM2_D				SIM2B_D					SIM1_D				SIM1B_D	
Type			RW				RW					RW				RW	
Reset			0	1	0	1	0	0	0	0	0	0	1	0	1	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	SIM1B_D					MSDCo_D											
Type	RW					RW											
Reset	0	0	0	0	0	1	1	0	1	1	0	1	1	0	1	1	

Bit(s)	Mnemonic	Name	Description
29:26		SIM2_D	Driving control of SIM2 IO [1:0]: SIM2_SCLK 00: 4mA 01: 8mA 10: 12mA 11: 16mA
25:21		SIM2B_D	TUNE control of SIM2B IO Suggested value: 0x5 [3:2]: INT_SIM2, SIM2_SRST, SIM2_SIO
20:17		SIM1_D	Driving control of SIM1 IO [1:0]: SIM1_SCLK 00: 4mA 01: 8mA 10: 12mA 11: 16mA
16:12		SIM1B_D	TUNE control of SIM1B IO Suggested value: 0x5 [3:2]: INT_SIM1, SIM1_SRST, SIM1_SIO
11:0		MSDCo_D	Driving control of MSDCo IO [2:0]: MSDCo_DAT0, MSDCo_DAT1, MSDCo_DAT2,

Bit(s)	Mnemonic	Name	Description
			MSDCo_DAT3 000: 2mA 001: 4mA 010: 6mA 011: 8mA 100: 10mA 101: 12mA 110: 14mA 111: 16mA [5:3]: MSDCo_DAT4, MSDCo_DAT5, MSDCo_DAT6, MSDCo_DAT7 [8:6]: MSDCo_CMD, MSDCo_DSL, MSDCo_RSTB [11:9]: MSDCo_CLK

100025A4 DRV_CFG1_S **DRV Control** **00000000**
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM2_D				SIM2B_D					SIM1_D			SIM1B_D	
Type			WO				WO					WO			WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIM1B_D					MSDCo_D										
Type	WO					WO										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:26		SIM2_D	Bitwise SET operation for driving control of SIM2 IO 0: Keep 1: SET bits
25:21		SIM2B_D	Bitwise SET operation for driving control of SIM2B IO
20:17		SIM1_D	Bitwise SET operation for driving control of SIM1 IO
16:12		SIM1B_D	Bitwise SET operation for driving control of SIM1B IO
11:0		MSDCo_D	Bitwise SET operation for driving control of MSDCo IO

100025A8 DRV_CFG1_C **DRV Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			SIM2_D				SIM2B_D					SIM1_D			SIM1B_D	
Type			WO				WO					WO			WO	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIM1B_D					MSDCo_D										
Type	WO					WO										
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:26		SIM2_D	Bitwise CLR operation for driving control of SIM2 IO 0: Keep 1: CLR bits
25:21		SIM2B_D	Bitwise CLR operation for driving control of SIM2B IO
20:17		SIM1_D	Bitwise CLR operation for driving control of SIM1 IO
16:12		SIM1B_D	Bitwise CLR operation for driving control of SIM1B IO
11:0		MSDCo_D	Bitwise CLR operation for driving control of MSDCo IO

100025B0 DRV_CFG2 **DRV Control** **1B605555**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			MSDC1_D								MSDC1B_D					
Type			RW								RW					
Reset			0	1	1	0	1	1	0	1	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S2_D								I2So_D							
Type	RW								RW							
Reset	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Bit(s)	Mnemonic	Name	Description
29:21		MSDC1_D	Driving control of MSDC1 IO [2:0]: MSDC1_CMD 000: 2mA 001: 4mA 010: 6mA 011: 8mA 100: 10mA 101: 12mA 110: 14mA 111: 16mA [5:3]: MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2, MSDC1_DAT3 [8:6]: MSDC1_CLK
20:16		MSDC1B_D	TUNE control of MSDC1B IO Suggested value: 0x5
15:8		I2S2_D	Driving control of I2S2 IO [4:0]: BIAS tune of MSDC1 IOs [1:0]: I2S1_LRCK 00: 2mA 01: 4mA 10: 6mA 11: 8mA [3:2]: I2S1_BCK [5:4]: I2S1_MCK
7:0		I2So_D	Driving control of I2So IO [7:6]: I2S2_DI, I2S1_DO [1:0]: I2So_LRCK 00: 2mA 01: 4mA 10: 6mA 11: 8mA

Bit(s)	Mnemonic	Name	Description
			[3:2]: I2So_BCK [5:4]: I2So_MCK [7:6]: I2So_DI, I2S3_DO

100025B4 DRV_CFG2_S ET **DRV Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			MSDC1_D								MSDC1B_D					
Type			WO								WO					
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S2_D								I2So_D							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:21		MSDC1_D	Bitwise SET operation for driving control of MSDC1 IO 0: Keep 1: SET bits
20:16		MSDC1B_D	Bitwise SET operation for driving control of MSDC1B IO
15:8		I2S2_D	Bitwise SET operation for driving control of I2S2 IO
7:0		I2So_D	Bitwise SET operation for driving control of I2So IO

100025B8 DRV_CFG2_C LR **DRV Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			MSDC1_D								MSDC1B_D					
Type			WO								WO					
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2S2_D								I2So_D							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:21		MSDC1_D	Bitwise CLR operation for driving control of MSDC1 IO 0: Keep 1: CLR bits
20:16		MSDC1B_D	Bitwise CLR operation for driving control of MSDC1B IO
15:8		I2S2_D	Bitwise CLR operation for driving control of I2S2 IO
7:0		I2So_D	Bitwise CLR operation for driving control of I2So IO

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002600 <u>DUMMY</u>			DUMMY								00000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Dummy register [7:0]: Dummy register

10002604 <u>DUMMY SET</u>			DUMMY								00000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Bitwise SET operation for dummy register 0: Keep 1: SET bits

10002608 <u>DUMMY CLR</u>			DUMMY								00000000					
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Bitwise CLR operation for dummy register 0: Keep

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

1: CLR bits

Module name: IO_CFG_R Base address: (+10002800h)

Address	Name	Width	Register Function
10002800	<u>IES_CFGo</u>	32	IES Control
10002804	<u>IES_CFGo SET</u>	32	IES Control
10002808	<u>IES_CFGo CLR</u>	32	IES Control
10002810	<u>IES_CFG1</u>	32	IES Control
10002814	<u>IES_CFG1 SET</u>	32	IES Control
10002818	<u>IES_CFG1 CLR</u>	32	IES Control
10002820	<u>SR_CFGo</u>	32	SR Control
10002824	<u>SR_CFGo SET</u>	32	SR Control
10002828	<u>SR_CFGo CLR</u>	32	SR Control
10002830	<u>SMT_CFGo</u>	32	SMT Control
10002834	<u>SMT_CFGo SET</u>	32	SMT Control
10002838	<u>SMT_CFGo CLR</u>	32	SMT Control
10002840	<u>RDSEL_CFGo</u>	32	RDSEL Control
10002844	<u>RDSEL_CFGo SET</u>	32	RDSEL Control
10002848	<u>RDSEL_CFGo CLR</u>	32	RDSEL Control
10002850	<u>RDSEL_CFG1</u>	32	RDSEL Control
10002854	<u>RDSEL_CFG1 SET</u>	32	RDSEL Control
10002858	<u>RDSEL_CFG1 CLR</u>	32	RDSEL Control
10002860	<u>TDSEL_CFGo</u>	32	TDSEL Control
10002864	<u>TDSEL_CFGo SET</u>	32	TDSEL Control
10002868	<u>TDSEL_CFGo CLR</u>	32	TDSEL Control
10002870	<u>TDSEL_CFG1</u>	32	TDSEL Control
10002874	<u>TDSEL_CFG1 SET</u>	32	TDSEL Control
10002878	<u>TDSEL_CFG1 CLR</u>	32	TDSEL Control
10002880	<u>PUPD_CFGo</u>	32	PUPD Control
10002884	<u>PUPD_CFGo SET</u>	32	PUPD Control
10002888	<u>PUPD_CFGo CLR</u>	32	PUPD Control
10002890	<u>Ro_CFGo</u>	32	Ro Control
10002894	<u>Ro_CFGo SET</u>	32	Ro Control
10002898	<u>Ro_CFGo CLR</u>	32	Ro Control
100028A0	<u>R1_CFGo</u>	32	R1 Control
100028A4	<u>R1_CFGo SET</u>	32	R1 Control
100028A8	<u>R1_CFGo CLR</u>	32	R1 Control
100028B0	<u>PD_CFGo</u>	32	PD Control
100028B4	<u>PD_CFGo SET</u>	32	PD Control
100028B8	<u>PD_CFGo CLR</u>	32	PD Control
100028C0	<u>PD_CFG1</u>	32	PD Control

Address	Name	Width	Register Function
100028C4	<u>PD_CFG1_SET</u>	32	PD Control
100028C8	<u>PD_CFG1_CLR</u>	32	PD Control
100028D0	<u>PU_CFG0</u>	32	PU Control
100028D4	<u>PU_CFG0_SET</u>	32	PU Control
100028D8	<u>PU_CFG0_CLR</u>	32	PU Control
100028E0	<u>PU_CFG1</u>	32	PU Control
100028E4	<u>PU_CFG1_SET</u>	32	PU Control
100028E8	<u>PU_CFG1_CLR</u>	32	PU Control
100028F0	<u>DRV_CFG0</u>	32	DRV Control
100028F4	<u>DRV_CFG0_SET</u>	32	DRV Control
100028F8	<u>DRV_CFG0_CLR</u>	32	DRV Control
10002900	<u>DRV_CFG1</u>	32	DRV Control
10002904	<u>DRV_CFG1_SET</u>	32	DRV Control
10002908	<u>DRV_CFG1_CLR</u>	32	DRV Control
10002A00	<u>DUMMY</u>	32	DUMMY
10002A04	<u>DUMMY_SET</u>	32	DUMMY
10002A08	<u>DUMMY_CLR</u>	32	DUMMY

10002800 IES_CFG0 IES Control 3FFFFFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_R			SYS_R						PMIC_R				
Type			RW			RW						RW				
Reset			1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R				I2So_R						MSDC1_R					
Type	RW				RW						RW					
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_R	Reserved [1:0]: Reserved
27:20		SYS_R	IES control of SYS IO [0]: RTC32K_CK 0: Disable 1: Enable [1]: SRCLKENAI0 [2]: SRCLKENAI1 [3]: SRCLKENAO [4]: SRCLKENA1 [5]: Reserved [6]: WATCHDOG [7]: DRVBUS
19:11		PMIC_R	IES control of PMIC IO [0]: PWRAP_SPIo_MI 0: Disable 1: Enable [1]: PWRAP_SPIo_MO [2]: PWRAP_SPIo_CK [3]: PWRAP_SPIo_CSN

Bit(s)	Mnemonic	Name	Description
10:6		I2So_R	[4]: AUD_CLK_MOSI [5]: AUD_DAT_MISO [6]: AUD_DAT_MOSI [7]: VOW_CLK_MISO [8]: ANC_DAT_MOSI Reserved
5:0		MSDC1_R	[4:0]: Reserved Reserved [5:0]: Reserved

10002804 IES_CFGO_S ET **IES Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_R			SYS_R						PMIC_R				
Type			WO			WO						WO				
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R				I2So_R				MSDC1_R							
Type	WO				WO				WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_R	Bitwise SET operation for IES control of AUD_CTL IO 0: Keep 1: SET bits
27:20		SYS_R	Bitwise SET operation for IES control of SYS IO
19:11		PMIC_R	Bitwise SET operation for IES control of PMIC IO
10:6		I2So_R	Reserved
5:0		MSDC1_R	Reserved

10002808 IES_CFGO_C LR **IES Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			AUD_CTL_R			SYS_R						PMIC_R				
Type			WO			WO						WO				
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R				I2So_R				MSDC1_R							
Type	WO				WO				WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:28		AUD_CTL_R	Reserved 0: Keep 1: CLR bits
27:20		SYS_R	Bitwise CLR operation for IES control of SYS IO
19:11		PMIC_R	Bitwise CLR operation for IES control of PMIC

Bit(s)	Mnemonic	Name	Description
10:6		I2So_R	IO Reserved
5:0		MSDC1_R	Reserved

10002810 IES_CFG1 IES Control 0003FFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															EINT_R	
Type															RW	
Reset															1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								UR1_R		I2C7_R		I2C6_R		I2C1_R	
Type	RW								RW		RW		RW		RW	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	IES control of EINT IO [0]: EINT0 0: Disable 1: Enable [1]: EINT1 [2]: EINT2 [3]: EINT3 [4]: EINT4 [5]: EINT5 [6]: EINT6 [7]: EINT7 [8]: EINT8 [9]: EINT9
7:6		UR1_R	IES control of UR1 IO [0]: URXD1 [1]: UTXD1
5:4		I2C7_R	IES control of I2C7 IO [0]: SCL7 [1]: SDA7
3:2		I2C6_R	IES control of I2C6 IO [0]: SCL6 [1]: SDA6
1:0		I2C1_R	IES control of I2C1 IO [0]: SCL1 [1]: SDA1

10002814 IES_CFG1_S IES Control 00000000
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															EINT_R	
Type															WO	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								UR1_R		I2C7_R		I2C6_R		I2C1_R	
Type	WO								WO		WO		WO		WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	Bitwise SET operation for IES control of EINT IO 0: Keep 1: SET bits
7:6		UR1_R	Bitwise SET operation for IES control of UR1 IO
5:4		I2C7_R	Bitwise SET operation for IES control of I2C7 IO
3:2		I2C6_R	Bitwise SET operation for IES control of I2C6 IO
1:0		I2C1_R	Bitwise SET operation for IES control of I2C1 IO

10002818 IES_CFG1_C LR **IES Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															EINT_R	
Type															WO	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R							UR1_R	I2C7_R	I2C6_R	I2C1_R					
Type	WO							WO	WO	WO	WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	Bitwise CLR operation for IES control of EINT IO 0: Keep 1: CLR bits
7:6		UR1_R	Bitwise CLR operation for IES control of UR1 IO
5:4		I2C7_R	Bitwise CLR operation for IES control of I2C7 IO
3:2		I2C6_R	Bitwise CLR operation for IES control of I2C6 IO
1:0		I2C1_R	Bitwise CLR operation for IES control of I2C1 IO

10002820 SR_CFG0 **SR Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				EINT_R				AUD_CTL_R	UR1_R	SYS_R							
Type				RW				RW	RW	RW							
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	SYS_R	I2C7_R	I2C6_R	PMIC_R					I2So_R			MSDC1_R					
Type	RW	RW	RW	RW					RW			RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
28:25		EINT_R	SR control of EINT IO [0]: EINT0, EINT1, EINT2, EINT3 0: Disable 1: Enable [1]: EINT4, EINT5, EINT6, EINT7

Bit(s)	Mnemonic	Name	Description
24		AUD_CTL_R	[2]: EINT8, EINT9 [3]: Reserved SR control of AUD_CTL IO
23		UR1_R	[0]: Reserved SR control of UR1 IO
22:15		SYS_R	[0]: URXD1, UTXD1 SR control of SYS IO [0]: RTC32K_CK [1]: SRCLKENAI0 [2]: SRCLKENAI1 [3]: SRCLKENAO [4]: SRCLKENA1 [5]: SYSRSTB [6]: WATCHDOG [7]: DRVBUS
14		I2C7_R	SR control of I2C7 IO [0]: SCL7, SDA7
13		I2C6_R	SR control of I2C6 IO [0]: SCL6, SDA6
12:7		PMIC_R	SR control of PMIC IO [0]: PWRAP_SPIo_MI, PWRAP_SPIo_MO, PWRAP_SPIo_CSN [1]: PWRAP_SPIo_CK [2]: AUD_CLK_MOSI [3]: AUD_DAT_MISO, AUD_DAT_MOSI [4]: VOW_CLK_MISO [5]: ANC_DAT_MOSI
6:3		I2So_R	SR control of I2So IO [3:0]: Reserved
2:0		MSDC1_R	Reserved [2:0]: Reserved

10002824 SR_CFG0_SE **SR Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				EINT_R				AUD_CTL_R	UR1_R	SYS_R						
Type				WO				WO	WO	WO						
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYS_R	I2C7_R	I2C6_R	PMIC_R					I2So_R			MSDC1_R				
Type	WO	WO	WO	WO					WO			WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:25		EINT_R	Bitwise SET operation for SR control of EINT IO 0: Keep 1: SET bits
24		AUD_CTL_R	Bitwise SET operation for SR control of AUD_CTL IO
23		UR1_R	Bitwise SET operation for SR control of UR1 IO
22:15		SYS_R	Bitwise SET operation for SR control of SYS IO
14		I2C7_R	Bitwise SET operation for SR control of I2C7 IO

Bit(s)	Mnemonic	Name	Description
13		I2C6_R	Bitwise SET operation for SR control of I2C6 IO
12:7		PMIC_R	Bitwise SET operation for SR control of PMIC IO
6:3		I2So_R	Bitwise SET operation for SR control of I2So IO
2:0		MSDC1_R	Reserved

10002828 SR_CFGO CLR **SR Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				EINT_R				AUD_CTL_R	UR1_R	SYS_R						
Type				WO				WO	WO	WO						
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYS_R	I2C7_R	I2C6_R	PMIC_R				I2So_R			MSDC1_R					
Type	WO	WO	WO	WO				WO			WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:25		EINT_R	Bitwise CLR operation for SR control of EINT IO 0: Keep 1: CLR bits
24		AUD_CTL_R	Bitwise CLR operation for SR control of AUD_CTL IO
23		UR1_R	Bitwise CLR operation for SR control of UR1 IO
22:15		SYS_R	Bitwise CLR operation for SR control of SYS IO
14		I2C7_R	Bitwise CLR operation for SR control of I2C7 IO
13		I2C6_R	Bitwise CLR operation for SR control of I2C6 IO
12:7		PMIC_R	Bitwise CLR operation for SR control of PMIC IO
6:3		I2So_R	Bitwise CLR operation for SR control of I2So IO
2:0		MSDC1_R	Reserved

10002830 SMT_CFGO **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				EINT_R				AUD_CTL_R	UR1_R	SYS_R						
Type				RW				RW	RW	RW						
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C7_R	I2C6_R	I2C1_R	PMIC_R				I2So_R			MSDC1_R					
Type	RW	RW	RW	RW				RW			RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:26		EINT_R	SMT control of EINT IO [0]: EINT0, EINT1, EINT2, EINT3 0: Disable

Bit(s)	Mnemonic	Name	Description
			1: Enable [1]: EINT4, EINT5, EINT6, EINT7 [2]: EINT8, EINT9 [3]: Reserved
25		AUD_CTL_R	Reserved [0]: Reserved
24		UR1_R	SMT control of UR1 IO [0]: URXD1, UTXD1
23:16		SYS_R	SMT control of SYS IO [0]: RTC32K_CK [1]: SRCLKENAI0 [2]: SRCLKENAI1 [3]: SRCLKENAO [4]: SRCLKENA1 [5]: Reserved [6]: WATCHDOG [7]: DRVBUS
15		I2C7_R	SMT control of I2C7 IO [0]: SCL7, SDA7
14		I2C6_R	SMT control of I2C6 IO [0]: SCL6, SDA6
13		I2C1_R	SMT control of I2C1 IO [0]: SCL1, SDA1
12:7		PMIC_R	SMT control of PMIC IO [0]: PWRAP_SPIo_MI, PWRAP_SPIo_MO, PWRAP_SPIo_CSN [1]: PWRAP_SPIo_CK [2]: AUD_CLK_MOSI [3]: AUD_DAT_MISO, AUD_DAT_MOSI [4]: VOW_CLK_MISO [5]: ANC_DAT_MOSI
6:3		I2So_R	Reserved [3:0]: Reserved
2:0		MSDC1_R	SMT control of MSDC1 IO [0]: MSDC1_CMD [1]: MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2, MSDC1_DAT3 [2]: MSDC1_CLK

10002834 SMT_CFGo S ET **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			EINT_R				AUD_CTL_R	UR1_R	SYS_R							
Type			WO				WO	WO	WO							
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C7_R	I2C6_R	I2C1_R	PMIC_R				I2So_R				MSDC1_R				
Type	WO	WO	WO	WO				WO				WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:26		EINT_R	Bitwise SET operation for SMT control of EINT IO

Bit(s)	Mnemonic	Name	Description
			0: Keep 1: SET bits
25		AUD_CTL_R	Reserved
24		UR1_R	Bitwise SET operation for SMT control of UR1 IO
23:16		SYS_R	Bitwise SET operation for SMT control of SYS IO
15		I2C7_R	Bitwise SET operation for SMT control of I2C7 IO
14		I2C6_R	Bitwise SET operation for SMT control of I2C6 IO
13		I2C1_R	Bitwise SET operation for SMT control of I2C1 IO
12:7		PMIC_R	Bitwise SET operation for SMT control of PMIC IO
6:3		I2So_R	Reserved
2:0		MSDC1_R	Bitwise SET operation for SMT control of MSDC1 IO

10002838 SMT_CFGO_C
LR

SMT Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			EINT_R				AUD_CTL_R	UR1_R	SYS_R							
Type			WO				WO	WO	WO							
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I2C7_R	I2C6_R	I2C1_R	PMIC_R				I2So_R				MSDC1_R				
Type	WO	WO	WO	WO				WO				WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:26		EINT_R	Bitwise CLR operation for SMT control of EINT IO 0: Keep 1: CLR bits
25		AUD_CTL_R	Reserved
24		UR1_R	Bitwise CLR operation for SMT control of UR1 IO
23:16		SYS_R	Bitwise CLR operation for SMT control of SYS IO
15		I2C7_R	Bitwise CLR operation for SMT control of I2C7 IO
14		I2C6_R	Bitwise CLR operation for SMT control of I2C6 IO
13		I2C1_R	Bitwise CLR operation for SMT control of I2C1 IO
12:7		PMIC_R	Bitwise CLR operation for SMT control of PMIC IO
6:3		I2So_R	Reserved
2:0		MSDC1_R	Bitwise CLR operation for SMT control of MSDC1 IO

10002840 RDSEL_CFG0 RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									SYS_R		EINT_R					
Type									RW		RW					
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R												AUD_CTL_R		I2S2_R	
Type	RW												RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:22		SYS_R	RDSEL control of SYS IO [1:0]: RTC32K_CK, SRCLKENA1o, SRCLKENA1i, SRCLKENAo, SRCLKENA1, SYSRSTB, WATCHDOG, DRVBUS
21:4		EINT_R	RDSEL control of EINT IO [1:0]: EINT0, EINT1, EINT2, EINT3 [3:2]: EINT4, EINT5, EINT6, EINT7 [5:4]: EINT8, EINT9 [17:6]: Reserved
3:2		AUD_CTL_R	Reserved [1:0]: Reserved
1:0		I2S2_R	Reserved [1:0]: Reserved

10002844 RDSEL_CFG0 RDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									SYS_R		EINT_R					
Type									WO		WO					
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R												AUD_CTL_R		I2S2_R	
Type	WO												WO		WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:22		SYS_R	Bitwise SET operation for RDSEL control of SYS IO 0: Keep 1: SET bits
21:4		EINT_R	Bitwise SET operation for RDSEL control of EINT IO
3:2		AUD_CTL_R	Reserved
1:0		I2S2_R	Reserved

10002848 RDSEL_CFG0 RDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									SYS_R		EINT_R					

Type										WO		WO					
Reset										0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	EINT_R												AUD_CTL_R		I2S2_R		
Type	WO												WO		WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
23:22		SYS_R	Bitwise CLR operation for RDSEL control of SYS IO 0: Keep 1: CLR bits
21:4		EINT_R	Bitwise CLR operation for RDSEL control of EINT IO
3:2		AUD_CTL_R	Reserved
1:0		I2S2_R	Reserved

10002850 RDSEL_CFG1 RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UR1_R		I2C7_R		I2C6_R		I2C1_R		PMIC_R							
Type	RW		RW		RW		RW		RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:14		UR1_R	RDSEL control of UR1 IO [1:0]: URXD1, UTXD1
13:12		I2C7_R	RDSEL control of I2C7 IO [1:0]: SCL7, SDA7
11:10		I2C6_R	RDSEL control of I2C6 IO [1:0]: SCL6, SDA6
9:8		I2C1_R	RDSEL control of I2C1 IO [1:0]: SCL1, SDA1
7:0		PMIC_R	RDSEL control of PMIC IO [1:0]: PWRAP_SPIo_MI, PWRAP_SPIo_MO, PWRAP_SPIo_CSN [3:2]: PWRAP_SPIo_CK [5:4]: AUD_CLK_MOSI [7:6]: AUD_DAT_MISO, AUD_DAT_MOSI, VOW_CLK_MISO, ANC_DAT_MOSI

10002854 RDSEL_CFG1 SET RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	UR1_R	I2C7_R	I2C6_R	I2C1_R	PMIC_R														
Type	WO	WO	WO	WO	WO														
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:14		UR1_R	Bitwise SET operation for RDSEL control of UR1 IO 0: Keep 1: SET bits
13:12		I2C7_R	Bitwise SET operation for RDSEL control of I2C7 IO
11:10		I2C6_R	Bitwise SET operation for RDSEL control of I2C6 IO
9:8		I2C1_R	Bitwise SET operation for RDSEL control of I2C1 IO
7:0		PMIC_R	Bitwise SET operation for RDSEL control of PMIC IO

10002858 RDSEL_CFG1 CLR **RDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UR1_R		I2C7_R		I2C6_R		I2C1_R		PMIC_R							
Type	WO		WO		WO		WO		WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:14		UR1_R	Bitwise CLR operation for RDSEL control of UR1 IO 0: Keep 1: CLR bits
13:12		I2C7_R	Bitwise CLR operation for RDSEL control of I2C7 IO
11:10		I2C6_R	Bitwise CLR operation for RDSEL control of I2C6 IO
9:8		I2C1_R	Bitwise CLR operation for RDSEL control of I2C1 IO
7:0		PMIC_R	Bitwise CLR operation for RDSEL control of PMIC IO

10002860 TDSEL_CFG0 **TDSEL Control** **F0000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SLP				SYS_R				EINT_R							
Type	RW				RW				RW							
Reset	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								AUD_CTL_R				I2S2_R			
Type	RW								RW				RW			

Reset	0	0	0	0					0	0	0	0	0	0	0	0
--------------	---	---	---	---	--	--	--	--	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:28		SLP	TDSEL value for sleep mode [3:0]: TDSEL value of IOs in right side in sleep mode Suggested value: 0xF
27:24		SYS_R	TDSEL control of SYS IO [3:0]: RTC32K_CK, SRCLKENAI0, SRCLKENAI1, SRCLKENAO, SRCLKENA1, SYSRSTB, WATCHDOG, DRVBUS
23:12		EINT_R	TDSEL control of EINT IO [3:0]: EINT0, EINT1, EINT2, EINT3 [7:4]: EINT4, EINT5, EINT6, EINT7 [11:8]: EINT8, EINT9
7:4		AUD_CTL_R	Reserved [3:0]: Reserved
3:0		I2S2_R	Reserved [3:0]: Reserved

10002864 TDSEL_CFG0 TDSEL Control 00000000
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SLP				SYS_R				EINT_R							
Type	WO				WO				WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								AUD_CTL_R				I2S2_R			
Type	WO								WO				WO			
Reset	0	0	0	0					0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		SLP	Bitwise SET operation for TDSEL value for Sleep mode 0: Keep 1: SET bits
27:24		SYS_R	Bitwise SET operation for TDSEL control of SYS IO
23:12		EINT_R	Bitwise SET operation for TDSEL control of EINT IO
7:4		AUD_CTL_R	Reserved
3:0		I2S2_R	Reserved

10002868 TDSEL_CFG0 TDSEL Control 00000000
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SLP				SYS_R				EINT_R							
Type	WO				WO				WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								AUD_CTL_R				I2S2_R			
Type	WO								WO				WO			

Reset	0	0	0	0					0	0	0	0	0	0	0	0
--------------	---	---	---	---	--	--	--	--	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:28		SLP	Bitwise CLR operation for TDSEL value for sleep mode 0: Keep 1: CLR bits
27:24		SYS_R	Bitwise CLR operation for TDSEL control of SYS IO
23:12		EINT_R	Bitwise CLR operation for TDSEL control of EINT IO
7:4		AUD_CTL_R	Reserved
3:0		I2S2_R	Reserved

10002870 TDSEL_CFG1 **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	UR1_R				I2C7_R				I2C6_R				I2C1_R			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		UR1_R	TDSEL control of UR1 IO [3:0]: URXD1, UTXD1
27:24		I2C7_R	TDSEL control of I2C7 IO [3:0]: SCL7, SDA7
23:20		I2C6_R	TDSEL control of I2C6 IO [3:0]: SCL6, SDA6
19:16		I2C1_R	TDSEL control of I2C1 IO [3:0]: SCL1, SDA1
15:0		PMIC_R	TDSEL control of PMIC IO [3:0]: PWRAP_SPIo_MI, PWRAP_SPIo_MO, PWRAP_SPIo_CSN [7:4]: PWRAP_SPIo_CK [11:8]: AUD_CLK_MOSI [15:12]: AUD_DAT_MISO, AUD_DAT_MOSI, VOW_CLK_MISO, ANC_DAT_MOSI

10002874 TDSEL_CFG1 **TDSEL Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	UR1_R				I2C7_R				I2C6_R				I2C1_R			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		UR1_R	Bitwise SET operation for TDSEL control of UR1 IO 0: Keep 1: SET bits
27:24		I2C7_R	Bitwise SET operation for TDSEL control of I2C7 IO
23:20		I2C6_R	Bitwise SET operation for TDSEL control of I2C6 IO
19:16		I2C1_R	Bitwise SET operation for TDSEL control of I2C1 IO
15:0		PMIC_R	Bitwise SET operation for TDSEL control of PMIC IO

10002878 TDSEL_CFG1 CLR **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	UR1_R				I2C7_R				I2C6_R				I2C1_R			
Type	WO				WO				WO				WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28		UR1_R	Bitwise CLR operation for TDSEL control of UR1 IO 0: Keep 1: CLR bits
27:24		I2C7_R	Bitwise CLR operation for TDSEL control of I2C7 IO
23:20		I2C6_R	Bitwise CLR operation for TDSEL control of I2C6 IO
19:16		I2C1_R	Bitwise CLR operation for TDSEL control of I2C1 IO
15:0		PMIC_R	Bitwise CLR operation for TDSEL control of PMIC IO

10002880 PUPD_CFG0 **PUPD Control** **00000020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													MSDC1_R			
Type													RW			
Reset													1	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		MSDC1_R	Reserved [5:0] Reserved

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002884 PUPD_CFG0 **PUPD Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MSDC1_R					
Type											WO					
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		MSDC1_R	Bitwise SET operation for PUPD control of MSDC1 IO 0: Keep 1: SET bits

10002888 PUPD_CFG0 **PUPD Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MSDC1_R					
Type											WO					
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		MSDC1_R	Bitwise CLR operation for PUPD control of MSDC1 IO 0: Keep 1: CLR bits

10002890 Ro_CFG0 **Ro Control** **00000040**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										PMIC_R	MSDC1_R					
Type										RW	RW					

Reset											1	0	0	0	0	0	0
-------	--	--	--	--	--	--	--	--	--	--	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
6		PMIC_R	A control of PMIC IO [0]: VOW_CLK_MISO 0: Digital GPIO mode 1: Analog GPIO mode
5:0		MSDC1_R	Reserved [5:0] Reserved

10002894 **Ro_CFGo_SE** **Ro Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										PMIC_R	MSDC1_R					
Type										WO	WO					
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6		PMIC_R	Bitwise SET operation for A control of PMIC IO 0: Keep 1: SET bits
5:0		MSDC1_R	Reserved

10002898 **Ro_CFGo_CL** **Ro Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										PMIC_R	MSDC1_R					
Type										WO	WO					
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6		PMIC_R	Bitwise CLR operation for A control of PMIC IO 0: Keep 1: CLR bits
5:0		MSDC1_R	Reserved

100028A0 **R1_CFGo** **R1 Control** **0000003F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MSDC1_R					
Type											RW					
Reset											1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
5:0		MSDC1_R	Reserved [5:0] Reserved

100028A4 R1 CFGo SE **R1 Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MSDC1_R					
Type											WO					
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		MSDC1_R	Reserved 0: Keep 1: SET bits

100028A8 R1 CFGo CL **R1 Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MSDC1_R					
Type											WO					
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5:0		MSDC1_R	Reserved 0: Keep 1: CLR bits

100028B0 PD_CFG0				PD Control								1C301FFF				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				AUD_CTL_R			SYS_R						PMIC_R			
Type				RW			RW						RW			
Reset				1	1	1	0	0	0	0	1	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R			I2So_R				I2S2_R								
Type	RW			RW				RW								
Reset	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
28:27		AUD_CTL_R	Reserved
26:19		SYS_R	Pull-down Control of SYS IO [0]: RTC32K_CK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SRCLKENA10 [2]: SRCLKENA11 [3]: SRCLKENA0 [4]: SRCLKENA1 [5]: SYSRSTB [6]: WATCHDOG [7]: DRVBUS
18:10		PMIC_R	Pull-down control of PMIC IO Note: PU/PD control of PWRAP_SPIo_MO is different from others. [0]: PWRAP_SPIo_MI PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: PWRAP_SPIo_MO PU/PD: 0/0: N/A 1/0: Pull down with 75Kohm 0/1: Pull up with 75Kohm 1/1: N/A [2]: PWRAP_SPIo_CK PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [3]: PWRAP_SPIo_CSN [4]: AUD_CLK_MOSI [5]: AUD_DAT_MISO [6]: AUD_DAT_MOSI [7]: VOW_CLK_MISO [8]: ANC_DAT_MOSI
9:5		I2So_R	Reserved
4:0		I2S2_R	Reserved
			[4:0]: Reserved

100028B4 PD_CFG0_SE **PD Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				AUD_CTL_R			SYS_R						PMIC_R			
Type				WO			WO						WO			
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R			I2So_R						I2S2_R						
Type	WO			WO						WO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:27		AUD_CTL_R	Reserved 0: Keep 1: SET bits
26:19		SYS_R	Bitwise SET operation for pull-down control of SYS IO
18:10		PMIC_R	Bitwise SET operation for pull-down control of PMIC IO
9:5		I2So_R	Reserved
4:0		I2S2_R	Reserved

100028B8 PD_CFG0_CL **PD Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				AUD_CTL_R			SYS_R						PMIC_R			
Type				WO			WO						WO			
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R			I2So_R						I2S2_R						
Type	WO			WO						WO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28:27		AUD_CTL_R	Reserved 0: Keep 1: CLR bits
26:19		SYS_R	Bitwise CLR operation for pull-down control of SYS IO
18:10		PMIC_R	Bitwise CLR operation for pull-down control of PMIC IO
9:5		I2So_R	Reserved
4:0		I2S2_R	Reserved

100028C0 PD_CFG1 **PD Control** **0003FF00**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																EINT_R
Type																RW

Reset															1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								UR1_R		I2C7_R		I2C6_R		I2C1_R	
Type	RW								RW		RW		RW		RW	
Reset	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	Pull-down control of EINT IO [0]: EINT0 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: EINT1 [2]: EINT2 [3]: EINT3 [4]: EINT4 [5]: EINT5 [6]: EINT6 [7]: EINT7 [8]: EINT8 [9]: EINT9
7:6		UR1_R	Pull-down control of UR1 IO [0]: URXD1 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: UTXD1
5:4		I2C7_R	Pull-down control of I2C7 IO [0]: SCL7 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SDA7
3:2		I2C6_R	Pull-down control of I2C6 IO [0]: SCL6 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SDA6
1:0		I2C1_R	Pull-down control of I2C1 IO [0]: SCL1 0: N/A 1: Pull down with 75Kohm [1]: SDA1

100028C4 PD_CFG1_SE

PD Control

00000000

T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																EINT_R

Type																WO
Reset																0 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								UR1_R		I2C7_R		I2C6_R		I2C1_R	
Type	WO								WO		WO		WO		WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	Bitwise SET operation for pull-down control of MSDC1 IO 0: Keep 1: SET bits
7:6		UR1_R	Bitwise SET operation for pull-down control of UR1 IO
5:4		I2C7_R	Bitwise SET operation for pull-down control of I2C7 IO
3:2		I2C6_R	Bitwise SET operation for pull-down control of I2C6 IO
1:0		I2C1_R	Bitwise SET operation for pull-down control of I2C1 IO

100028C8 PD_CFG1_CL R PD Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																EINT_R
Type																WO
Reset																0 0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								UR1_R		I2C7_R		I2C6_R		I2C1_R	
Type	WO								WO		WO		WO		WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	Bitwise CLR operation for pull-down control of MSDC1 IO
7:6		UR1_R	Bitwise CLR operation for pull-down control of UR1 IO
5:4		I2C7_R	Bitwise CLR operation for pull-down control of I2C7 IO
3:2		I2C6_R	Bitwise CLR operation for pull-down control of I2C6 IO
1:0		I2C1_R	Bitwise CLR operation for pull-down control of I2C1 IO

100028D0 PU_CFG0 PU Control 61000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		I2C7_R	AUD_CTL_R	SYS_R										PMIC_R		
Type		RW	RW	RW										RW		
Reset		1	1	0	0	0	0	1	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R						I2S0_R						I2S2_R			
Type	RW						RW						RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:29		I2C7_R	Pull-up control of I2C7 IO [0]: SCL7 PU/PD: o/o: N/A 1/o: Pull up with 75Kohm o/1: Pull down with 75Kohm 1/1: N/A
28:27		AUD_CTL_R	Reserved [1:0]: Reserved
26:19		SYS_R	Pull-up control of SYS IO [0]: RTC32K_CK PU/PD: o/o: N/A 1/o: Pull up with 75Kohm o/1: Pull down with 75Kohm 1/1: N/A [1]: SRCLKENAIO [2]: SRCLKENA1 [3]: SRCLKENAO [4]: SRCLKENA1 [5]: SYSRSTB [6]: WATCHDOG [7]: DRVBUS
18:10		PMIC_R	Pull-up control of PMIC IO Note: PU/PD control of PWRAP_SPIo_MO is different from others. [0]: PWRAP_SPIo_MI PU/PD: o/o: N/A 1/o: Pull up with 75Kohm o/1: Pull down with 75Kohm 1/1: N/A [1]: PWRAP_SPIo_MO PU/PD: o/o: N/A 1/o: Pull down with 75Kohm o/1: Pull up with 75Kohm 1/1: N/A [2]: PWRAP_SPIo_CK PU/PD: o/o: N/A 1/o: Pull up with 75Kohm o/1: Pull down with 75Kohm 1/1: N/A [3]: PWRAP_SPIo_CSN [4]: AUD_CLK_MOSI [5]: AUD_DAT_MISO [6]: AUD_DAT_MOSI [7]: VOW_CLK_MISO [8]: ANC_DAT_MOSI
9:5		I2S0_R	Reserved [4:0]: Reserved
4:0		I2S2_R	Reserved [4:0]: Reserved

100028D4 PU_CFG0_SE
T

PU Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		I2C7_R	AUD_CTL_R	SYS_R									PMIC_R			
Type		WO	WO	WO									WO			
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R					I2So_R					I2S2_R					
Type	WO					WO					WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:29		I2C7_R	Bitwise SET operation for pull-up control of I2C7 IO 0: Keep 1: SET bits
28:27		AUD_CTL_R	Reserved
26:19		SYS_R	Bitwise SET operation for pull-up control of SYS IO
18:10		PMIC_R	Bitwise SET operation for pull-up control of PMIC IO
9:5		I2So_R	Reserved
4:0		I2S2_R	Reserved

100028D8 PU_CFG0_CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		I2C7_R	AUD_CTL_R	SYS_R									PMIC_R			
Type		WO	WO	WO									WO			
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R					I2So_R					I2S2_R					
Type	WO					WO					WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:29		I2C7_R	Bitwise CLR operation for pull-up control of I2C7 IO 0: Keep 1: CLR bits
28:27		AUD_CTL_R	Reserved
26:19		SYS_R	Bitwise CLR operation for pull-up control of SYS IO
18:10		PMIC_R	Bitwise CLR operation for pull-up control of PMIC IO
9:5		I2So_R	Reserved
4:0		I2S2_R	Reserved

100028E0 PU_CFG1 **PU Control** **0000004C**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																EINT_R
Type																RW

Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								UR1_R		UR7_R		I2C6_R		I2C1_R	
Type	RW								RW		RW		RW		RW	
Reset	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	Pull-up control of EINT IO [0]: EINT0 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: EINT1 [2]: EINT2 [3]: EINT3 [4]: EINT4 [5]: EINT5 [6]: EINT6 [7]: EINT7 [8]: EINT8 [9]: EINT9
7:6		UR1_R	Pull-up control of UR1 IO [0]: URXD1 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: UTXD1
5:4		UR7_R	Reserved [1:0]: Reserved
3:2		I2C6_R	Pull-up control of I2C6 IO [0]: SCL6 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: SDA6
1:0		I2C1_R	Reserved [1:0]: Reserved

100028E4 PU_CFG1_SE
T

PU Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															EINT_R	
Type															WO	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R								UR1_R		UR7_R		I2C6_R		I2C1_R	
Type	WO								WO		WO		WO		WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	Bitwise SET operation for pull-up control of EINT IO 0: Keep 1: SET bits
7:6		UR1_R	Bitwise SET operation for pull-up control of UR1 IO
5:4		UR7_R	Reserved
3:2		I2C6_R	Bitwise SET operation for pull-up control of I2C6 IO
1:0		I2C1_R	Reserved

100028E8 PU_CFG1_CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																EINT_R
Type																WO
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EINT_R							UR1_R		UR7_R		I2C6_R		I2C1_R		
Type	WO							WO		WO		WO		WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:8		EINT_R	Bitwise CLR operation for pull-up control of EINT IO 0: Keep 1: CLR bits
7:6		UR1_R	Bitwise CLR operation for pull-up control of UR1 IO
5:4		UR7_R	Reserved
3:2		I2C6_R	Bitwise CLR operation for pull-up control of I2C6 IO
1:0		I2C1_R	Reserved

100028F0 DRV_CFG0 **DRV Control** **05555555**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SYS_R		PMIC_R									
Type					RW		RW									
Reset					0	1	0	1	0	1	0	1	0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R		EINT_R										AUD_CTL_R		I2S2_R	
Type	RW		RW										RW		RW	
Reset	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Bit(s)	Mnemonic	Name	Description
27:26		SYS_R	Driving control of SYS IO [1:0]: RTC32K_CK, SRCLKENAI0, SRCLKENAI1, SRCLKENAO, SRCLKENA1, SYSRSTB, WATCHDOG, DRVBUS 00: 2mA

Bit(s)	Mnemonic	Name	Description
25:14		PMIC_R	01: 4mA 10: 6mA 11: 8mA Driving control of PMIC IO [1:0]: PWRAP_SPIo_MI, PWRAP_SPIo_MO, PWRAP_SPIo_CSN 00: 2mA 01: 4mA 10: 6mA 11: 8mA [3:2]: PWRAP_SPIo_CK [5:4]: AUD_CLK_MOSI [7:6]: AUD_DAT_MISO, AUD_DAT_MOSI [9:8]: VOW_CLK_MISO, ANC_DAT_MOSI [11:10]: Reserved
13:4		EINT_R	Driving control of EINT IO [1:0]: EINT0, EINT1, EINT2, EINT3 00: 2mA 01: 4mA 10: 6mA 11: 8mA [3:2]: EINT4, EINT5, EINT6, EINT7 [5:4]: EINT8, EINT9 [9:6]: Reserved
3:2		AUD_CTL_R	Reserved
1:0		I2S2_R	Reserved [1:0]: Reserved

100028F4 DRV CFG0 SET

DRV Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SYS_R		PMIC_R									
Type					WO		WO									
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R		EINT_R										AUD_CTL_R	I2S2_R		
Type	WO		WO										WO	WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:26		SYS_R	Bitwise SET operation for driving control of SYS IO 0: Keep 1: SET bits
25:14		PMIC_R	Bitwise SET operation for driving control of PMIC IO
13:4		EINT_R	Bitwise SET operation for driving control of EINT IO
3:2		AUD_CTL_R	Reserved
1:0		I2S2_R	Reserved

100028F8 DRV_CFG0_C
LR

DRV Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					SYS_R		PMIC_R									
Type					WO		WO									
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PMIC_R		EINT_R								AUD_CTL_R		I2S2_R			
Type	WO		WO								WO		WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:26		SYS_R	Bitwise CLR operation for driving control of SYS IO 0: Keep 1: CLR bits
25:14		PMIC_R	Bitwise CLR operation for driving control of PMIC IO
13:4		EINT_R	Bitwise CLR operation for driving control of EINT IO
3:2		AUD_CTL_R	Reserved
1:0		I2S2_R	Reserved

10002900 DRV_CFG1

DRV Control

0000002A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										UR1_R		I2C7_R		I2C6_R		I2C1_R
Type										RW		RW		RW		RW
Reset										0	1	0	1	0	1	0

Bit(s)	Mnemonic	Name	Description
6:5		UR1_R	Driving control of UR1 IO [1:0]: UTXD1, URXD1 00: 4mA 01: 8mA 10: 12mA 11: 16mA
4:3		I2C7_R	Driving control of I2C7 IO [1:0]: SCL7, SDA7 00: 2mA 01: 4mA 10: 6mA 11: 8mA
2:1		I2C6_R	Driving control of I2C6 IO [1:0]: SCL6, SDA6 00: 2mA 01: 4mA 10: 6mA

Bit(s)	Mnemonic	Name	Description
0		I2C1_R	11: 8mA Driving control of I2C1 IO [0]: SCL1 0: Weak output low driving strength 1: Strong output low driving strength [1]: SDA1

10002904 DRV_CFG1_S **DRV Control** **00000000**
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										UR1_R		I2C7_R		I2C6_R		I2C1_R
Type										WO		WO		WO		WO
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6:5		UR1_R	Bitwise SET operation for driving control of UR1 IO 0: Keep 1: SET bits
4:3		I2C7_R	Bitwise SET operation for driving control of I2C7 IO
2:1		I2C6_R	Bitwise SET operation for driving control of I2C6 IO
0		I2C1_R	Bitwise SET operation for driving control of I2C1 IO

10002908 DRV_CFG1_C **DRV Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										UR1_R		I2C7_R		I2C6_R		I2C1_R
Type										WO		WO		WO		WO
Reset										0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
6:5		UR1_R	Bitwise CLR operation for driving control of UR1 IO 0: Keep 1: CLR bits
4:3		I2C7_R	Bitwise CLR operation for driving control of I2C7 IO

Bit(s)	Mnemonic	Name	Description
2:1		I2C6_R	Bitwise CLR operation for driving control of I2C6 IO
0		I2C1_R	Bitwise CLR operation for driving control of I2C1 IO

10002A00 DUMMY **DUMMY** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Dummy register [7:0]: Dummy register

10002A04 DUMMY SET **DUMMY** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Bitwise SET operation for dummy register 0: Keep 1: SET bits

10002A08 DUMMY CLR **DUMMY** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Bitwise CLR operation for dummy register 0: Keep 1: CLR bits

Module name: IO_CFG_T Base address: (+10002c00h)

Address	Name	Width	Register Function
10002C00	<u>IES_CFGo</u>	32	IES Control
10002C04	<u>IES_CFGo_SET</u>	32	IES Control
10002C08	<u>IES_CFGo_CLR</u>	32	IES Control
10002C10	<u>IES_CFG1</u>	32	IES Control
10002C14	<u>IES_CFG1_SET</u>	32	IES Control
10002C18	<u>IES_CFG1_CLR</u>	32	IES Control
10002C20	<u>SR_CFGo</u>	32	SMT Control
10002C24	<u>SR_CFGo_SET</u>	32	SMT Control
10002C28	<u>SR_CFGo_CLR</u>	32	SMT Control
10002C30	<u>SMT_CFGo</u>	32	SMT Control
10002C34	<u>SMT_CFGo_SET</u>	32	SMT Control
10002C38	<u>SMT_CFGo_CLR</u>	32	SMT Control
10002C40	<u>RDSEL_CFGo</u>	32	RDSEL Control
10002C44	<u>RDSEL_CFGo_SET</u>	32	RDSEL Control
10002C48	<u>RDSEL_CFGo_CLR</u>	32	RDSEL Control
10002C50	<u>TDSEL_CFGo</u>	32	TDSEL Control
10002C54	<u>TDSEL_CFGo_SET</u>	32	TDSEL Control
10002C58	<u>TDSEL_CFGo_CLR</u>	32	TDSEL Control
10002C60	<u>TDSEL_CFG1</u>	32	TDSEL Control
10002C64	<u>TDSEL_CFG1_SET</u>	32	TDSEL Control
10002C68	<u>TDSEL_CFG1_CLR</u>	32	TDSEL Control
10002C70	<u>PD_CFGo</u>	32	PD Control
10002C74	<u>PD_CFGo_SET</u>	32	PD Control
10002C78	<u>PD_CFGo_CLR</u>	32	PD Control
10002C80	<u>PD_CFG1</u>	32	PD Control
10002C84	<u>PD_CFG1_SET</u>	32	PD Control
10002C88	<u>PD_CFG1_CLR</u>	32	PD Control
10002C90	<u>PU_CFGo</u>	32	PU Control
10002C94	<u>PU_CFGo_SET</u>	32	PU Control
10002C98	<u>PU_CFGo_CLR</u>	32	PU Control
10002CA0	<u>PU_CFG1</u>	32	PU Control
10002CA4	<u>PU_CFG1_SET</u>	32	PU Control
10002CA8	<u>PU_CFG1_CLR</u>	32	PU Control
10002CB0	<u>DRV_CFGo</u>	32	DRV Control
10002CB4	<u>DRV_CFGo_SET</u>	32	DRV Control
10002CB8	<u>DRV_CFGo_CLR</u>	32	DRV Control
10002D00	<u>DUMMY</u>	32	DUMMY

Address	Name	Width	Register Function
10002D04	DUMMY SET	32	DUMMY
10002D08	DUMMY CLR	32	DUMMY

10002C00 IES_CFG0 IES Control 007FFFC0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name										BSI_U							
Type										RW							
Reset										1	1	1	1	1	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	BSI_U						SYS_U										
Type	RW						RW										
Reset	1	1	1	1	1	1	1	1	1	1							

Bit(s)	Mnemonic	Name	Description
22:10		BSI_U	IES control of BSI IO [0]: MISC_MIPI_CK_2 0: Disable 1: Enable [1]: MISC_MIPI_DO_2 [2]: MISC_MIPI_CK_3 [3]: MISC_MIPI_DO_3 [4]: MISC_MIPI_CK_0 [5]: MISC_MIPI_DO_0 [6]: MISC_MIPI_CK_1 [7]: MISC_MIPI_DO_1 [8]: RFICo_BSI_CK [9]: RFICo_BSI_EN [10]: RFICo_BSI_Do [11]: RFICo_BSI_D1 [12]: RFICo_BSI_D2
9:6		SYS_U	IES control of SYS IO [0]: DISP_PWM [1]: DSI_TE [2]: LCM_RST [3]: IDDIG

10002C04 IES_CFG0_S IES Control 00000000
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name										BSI_U							
Type										WO							
Reset										0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	BSI_U						SYS_U										
Type	WO						WO										
Reset	0	0	0	0	0	0	0	0	0	0							

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
22:10		BSI_U	Bitwise SET operation for IES control of BSI IO 0: Keep 1: SET bits
9:6		SYS_U	Bitwise SET operation for IES control of SYS IO

10002Co8 IES_CFGo_C **IES Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name										BSI_U								
Type										WO								
Reset										0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	BSI_U							SYS_U										
Type	WO							WO										
Reset	0	0	0	0	0	0	0	0	0	0								

Bit(s)	Mnemonic	Name	Description
22:10		BSI_U	Bitwise CLR operation for IES control of BSI IO 0: Keep 1: CLR bits
9:6		SYS_U	Bitwise CLR operation for IES control of SYS IO

10002C10 IES_CFG1 **IES Control** **00FFFFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name										BPI_U							
Type										RW							
Reset										1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	BPI_U																
Type	RW																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	IES control of BPI IO [0]: BPI_BUS23_DET1 0:Disable 1:Enable [1]: BPI_BUS22_DET0 [2]: BPI_BUS21_SWP3 [3]: BPI_BUS20_SWP2 [4]: BPI_BUS19_SWP1 [5]: BPI_BUS18_SWP0 [6]: BPI_BUS17_VM1 [7]: BPI_BUS16_VM0 [8]: BPI_BUS15_ANT3 [9]: BPI_BUS14_ANT2 [10]: BPI_BUS13_ANT1 [11]: BPI_BUS12_ANT0 [12]: BPI_BUS11

Bit(s)	Mnemonic	Name	Description
			[13]: BPI_BUS10 [14]: BPI_BUS9 [15]: BPI_BUS8 [16]: BPI_BUS7 [17]: BPI_BUS6 [18]: BPI_BUS5 [19]: BPI_BUS4 [20]: BPI_BUS0 [21]: BPI_BUS1 [22]: BPI_BUS2 [23]: BPI_BUS3

10002C14 IES_CFG1_S **IES Control** **00000000**
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Bitwise SET operation for IES control of BPI IO 0: Keep 1: SET bits

10002C18 IES_CFG1_C **IES Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Bitwise CLR operation for IES control of BPI IO 0: Keep 1: CLR bits

10002C20 SR_CFG0 **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BSI_U							

Type	RW															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U					BPI_U					SYS_U					
Type	RW					RW					RW					
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s)	Mnemonic	Name	Description
22:12		BSI_U	SR control of BSI IO [0]: MISC_MIPI_CK_2 0: Disable 1: Enable [1]: MISC_MIPI_DO_2 [2]: MISC_MIPI_CK_3 [3]: MISC_MIPI_DO_3 [4]: MISC_MIPI_CK_0 [5]: MISC_MIPI_DO_0 [6]: MISC_MIPI_CK_1 [7]: MISC_MIPI_DO_1 [8]: RFICo_BSI_CK [9]: RFICo_BSI_EN [10]: RFICo_BSI_Do, RFICo_BSI_D1, RFICo_BSI_D2
11:5		BPI_U	SR control of BPI IO [0]: BPI_BUS23_DET1 [1]: BPI_BUS18_SWP0, BPI_BUS19_SWP1, BPI_BUS20_SWP2, BPI_BUS21_SWP3, BPI_BUS22_DET0 [2]: BPI_BUS16_VM0, BPI_BUS17_VM1 [3]: BPI_BUS12_ANT0, BPI_BUS13_ANT1, BPI_BUS14_ANT2, BPI_BUS15_ANT3 [4]: BPI_BUS8, BPI_BUS9, BPI_BUS10, BPI_BUS11 [5]: BPI_BUS4, BPI_BUS5, BPI_BUS6, BPI_BUS7 [6]: BPI_BUS0, BPI_BUS1, BPI_BUS2, BPI_BUS3
4:0		SYS_U	SR control of SYS IO [0]: DISP_PWM [1]: DSI_TE [2]: LCM_RST [3]: IDDIG [4]: TESTMODE

10002C24 SR_CFG0_SE SMT Control 00000000
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BSI_U															
Type	WO															
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U					BPI_U					SYS_U					
Type	WO					WO					WO					
Reset	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															

Bit(s)	Mnemonic	Name	Description
22:12		BSI_U	Bitwise SET operation for SR control of BSI IO 0: Keep

Bit(s)	Mnemonic	Name	Description
11:5		BPI_U	1: SET bits
4:0		SYS_U	Bitwise SET operation for SR control of BPI IO
			Bitwise SET operation for SR control of SYS IO

10002C28 SR_CFGo_CL **SMT Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										BSI_U						
Type										WO						
Reset										0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U				BPI_U						SYS_U					
Type	WO				WO						WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
22:12		BSI_U	Bitwise CLR operation for SR control of BSI IO
			0: Keep
			1: CLR bits
11:5		BPI_U	Bitwise CLR operation for SR control of BPI IO
4:0		SYS_U	Bitwise CLR operation for SR control of SYS IO

10002C30 SMT_CFGo **SMT Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											BSI_U					
Type											RW					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U				BPI_U						SYS_U					
Type	RW				RW						RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:11		BSI_U	SMT control of BSI IO
			[0]: MISC_MIPI_CK_2
			0: Disable
			1: Enable
			[1]: MISC_MIPI_DO_2
			[2]: MISC_MIPI_CK_3
			[3]: MISC_MIPI_DO_3
			[4]: MISC_MIPI_CK_0
			[5]: MISC_MIPI_DO_0
			[6]: MISC_MIPI_CK_1
			[7]: MISC_MIPI_DO_1
			[8]: RFICo_BSI_CK
			[9]: RFICo_BSI_EN
			[10]: RFICo_BSI_Do, RFICo_BSI_D1, RFICo_BSI_D2
10:4		BPI_U	SMT control of BPI IO
			[0]: BPI_BUS23_DET1
			[1]: BPI_BUS18_SWP0, BPI_BUS19_SWP1,

Bit(s)	Mnemonic	Name	Description
3:0		SYS_U	BPI_BUS20_SWP2, BPI_BUS21_SWP3, BPI_BUS22_DET0 [2]: BPI_BUS16_VM0, BPI_BUS17_VM1 [3]: BPI_BUS12_ANT0, BPI_BUS13_ANT1, BPI_BUS14_ANT2, BPI_BUS15_ANT3 [4]: BPI_BUS8, BPI_BUS9, BPI_BUS10, BPI_BUS11 [5]: BPI_BUS4, BPI_BUS5, BPI_BUS6, BPI_BUS7 [6]: BPI_BUS0, BPI_BUS1, BPI_BUS2, BPI_BUS3 SMT control of SYS IO [0]: DISP_PWM [1]: DSI_TE [2]: LCM_RST [3]: IDDIG [4]: TESTMODE

10002C34 SMT_CFG0_S **SMT Control** **00000000**
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											BSI_U					
Type											WO					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U					BPI_U					SYS_U					
Type	WO					WO					WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:11		BSI_U	Bitwise SET operation for SMT Control of BSI IO 0: Keep 1: SET bits
10:4		BPI_U	Bitwise SET operation for SMT Control of BPI IO
3:0		SYS_U	Bitwise SET operation for SMT Control of SYS IO

10002C38 SMT_CFG0_C **SMT Control** **00000000**
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											BSI_U					
Type											WO					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U					BPI_U					SYS_U					
Type	WO					WO					WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:11		BSI_U	Bitwise CLR operation for SMT Control of BSI IO 0: Keep 1: CLR bits
10:4		BPI_U	Bitwise CLR operation for SMT Control of BPI IO

Bit(s)	Mnemonic	Name	Description
3:0		SYS_U	Bitwise CLR operation for SMT Control of SYS IO

10002C40 RDSEL_CFG0 RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													BSI_U			
Type													RW			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U		BPI_U										SYS_U			
Type	RW		RW										RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:14		BSI_U	RDSEL Control of BSI IO [1:0]: MISC_MIPI_CK_2, MISC_MIPI_DO_2, MISC_MIPI_CK_3, MISC_MIPI_DO_3 [3:2]: MISC_MIPI_CK_0, MISC_MIPI_DO_0, MISC_MIPI_CK_1, MISC_MIPI_DO_1 [5:4]: RFICo_BSI_Do, RFICo_BSI_D1, RFICo_BSI_D2, RFICo_BSI_CK, RFICo_BSI_EN
13:2		BPI_U	RDSEL Control of BPI IO [1:0]: BPI_BUS23_DET1, BPI_BUS22_DET0, BPI_BUS21_SWP3, BPI_BUS20_SWP2 [3:2]: BPI_BUS19_SWP1, BPI_BUS18_SWP0, BPI_BUS17_VM1, BPI_BUS16_VMO [5:4]: BPI_BUS13_ANT1, BPI_BUS12_ANT0, BPI_BUS15_ANT3, BPI_BUS14_ANT2 [7:6]: BPI_BUS11, BPI_BUS10, BPI_BUS9, BPI_BUS8 [9:8]: BPI_BUS7, BPI_BUS6, BPI_BUS5, BPI_BUS4 [11:10]: BPI_BUS3, BPI_BUS2, BPI_BUS1, BPI_BUS0
1:0		SYS_U	RDSEL control of SYS IO [1:0]: DISP_PWM, DSI_TE, LCM_RST, IDDIG, TESTMODE

10002C44 RDSEL_CFG0 SET RDSEL Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													BSI_U			
Type													WO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U		BPI_U										SYS_U			
Type	WO		WO										WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:14		BSI_U	Bitwise SET operation for RDSEL control of BSI IO 0: Keep

Bit(s)	Mnemonic	Name	Description
13:2		BPI_U	1: SET bits Bitwise SET operation for RDSEL control of BPI IO
1:0		SYS_U	Bitwise SET operation for RDSEL control of SYS IO

10002C48 RDSEL_CFG0 CLR **RDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													BSI_U			
Type													WO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U				BPI_U								SYS_U			
Type	WO				WO								WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:14		BSI_U	Bitwise CLR operation for RDSEL control of BSI IO 0: Keep 1: CLR bits
13:2		BPI_U	Bitwise CLR operation for RDSEL control of BPI IO
1:0		SYS_U	Bitwise CLR operation for RDSEL control of SYS IO

10002C50 TDSEL_CFG0 **TDSEL Control** **000F0000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													SLP			
Type													RW			
Reset													1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U								SYS_U							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		SLP	TDSEL value for sleep mode [3:0]: TDSEL value of IOs in top side in sleep mode Suggested value: 0xF
15:4		BSI_U	TDSEL control of BSI IO [3:0]: MISC_MIPI_CK_2, MISC_MIPI_DO_2, MISC_MIPI_CK_3, MISC_MIPI_DO_3 [7:4]: MISC_MIPI_CK_0, MISC_MIPI_DO_0, MISC_MIPI_CK_1, MISC_MIPI_DO_1 [11:8]: RFICo_BSI_Do, RFICo_BSI_D1, RFICo_BSI_D2, RFICo_BSI_CK, RFICo_BSI_EN
3:0		SYS_U	TDSEL control of SYS IO [3:0]: DISP_PWM, DSI_TE, LCM_RST, IDDIG, TESTMODE

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10002C54 TDSEL_CFG0 **TDSEL Control** **00000000**
SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													SLP			
Type													WO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U												SYS_U			
Type	WO												WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		SLP	Bitwise SET operation for TDSEL value for sleep mode 0: Keep 1: SET bits
15:4		BSI_U	Bitwise SET operation for TDSEL control of BSI IO
3:0		SYS_U	Bitwise SET operation for TDSEL control of SYS IO

10002C58 TDSEL_CFG0 **TDSEL Control** **00000000**
CLR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													SLP			
Type													WO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U												SYS_U			
Type	WO												WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		SLP	Bitwise CLR operation for TDSEL value for sleep mode 0: Keep 1: CLR bits
15:4		BSI_U	Bitwise CLR operation for TDSEL control of BSI IO
3:0		SYS_U	Bitwise CLR operation for TDSEL control of SYS IO

10002C60 TDSEL_CFG1 **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													BPI_U			
Type													RW			

Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	TDSEL control of BPI IO [3:0]: BPI_BUS23_DET1, BPI_BUS22_DET0, BPI_BUS21_SWP3, BPI_BUS20_SWP2 [7:4]: BPI_BUS19_SWP1, BPI_BUS18_SWP0, BPI_BUS17_VM1, BPI_BUS16_VMO [11:8]: BPI_BUS13_ANT1, BPI_BUS12_ANT0, BPI_BUS15_ANT3, BPI_BUS14_ANT2 [15:12]: BPI_BUS11, BPI_BUS10, BPI_BUS9, BPI_BUS8 [19:16]: BPI_BUS7, BPI_BUS6, BPI_BUS5, BPI_BUS4 [23:20]: BPI_BUS3, BPI_BUS2, BPI_BUS1, BPI_BUS0

10002C64 TDSEL_CFG1 SET **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BPI_U															
Type	WO															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Bitwise SET operation for TDSEL control of BPI IO 0: Keep 1: SET bits

10002C68 TDSEL_CFG1 CLR **TDSEL Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BPI_U															
Type	WO															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Bitwise CLR operation for TDSEL control of BPI IO 0: Keep

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

1: CLR bits

10002C70 PD_CFG0 PD Control 0003FFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																BSI_U
Type																RW
Reset															1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U										SYS_U					
Type	RW										RW					
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

17:5		BSI_U	Pull-down control of BSI IO [0]: MISC_MIPI_CK_2 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: MISC_MIPI_DO_2 [2]: MISC_MIPI_CK_3 [3]: MISC_MIPI_DO_3 [4]: MISC_MIPI_CK_0 [5]: MISC_MIPI_DO_0 [6]: MISC_MIPI_CK_1 [7]: MISC_MIPI_DO_1 [8]: RFICo_BSI_CK [9]: RFICo_BSI_EN [10]: RFICo_BSI_Do [11]: RFICo_BSI_D1 [12]: RFICo_BSI_D2
4:0		SYS_U	Pull-down control of SYS IO [0]: DISP_PWM PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: DSI_TE [2]: LCM_RST [3]: IDDIG [4]: TESTMODE

10002C74 PD_CFG0 SE PD Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																BSI_U
Type																WO
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U										SYS_U					

Type	WO										WO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:5		BSI_U	Bitwise SET operation for pull-down control of BSI IO 0: Keep 1: SET bits
4:0		SYS_U	Bitwise SET operation for pull-down control of SYS IO

10002C78 PD_CFG0 CL **PD Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															BSI_U	
Type															WO	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U								SYS_U							
Type	WO								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:5		BSI_U	Bitwise CLR operation for pull-down control of BSI IO 0: Keep 1: CLR bits
4:0		SYS_U	Bitwise CLR operation for pull-down control of SYS IO

10002C80 PD_CFG1 **PD Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Pull-down control of BPI IO [0]: BPI_BUS23_DET1 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: BPI_BUS22_DET0 [2]: BPI_BUS21_SWP3

Bit(s)	Mnemonic	Name	Description
			[3]: BPI_BUS20_SWP2
			[4]: BPI_BUS19_SWP1
			[5]: BPI_BUS18_SWP0
			[6]: BPI_BUS17_VM1
			[7]: BPI_BUS16_VM0
			[8]: BPI_BUS15_ANT3
			[9]: BPI_BUS14_ANT2
			[10]: BPI_BUS13_ANT1
			[11]: BPI_BUS12_ANT0
			[12]: BPI_BUS11
			[13]: BPI_BUS10
			[14]: BPI_BUS9
			[15]: BPI_BUS8
			[16]: BPI_BUS7
			[17]: BPI_BUS6
			[18]: BPI_BUS5
			[19]: BPI_BUS4
			[20]: BPI_BUS0
			[21]: BPI_BUS1
			[22]: BPI_BUS2
			[23]: BPI_BUS3

10002C84 PD_CFG1_SE **PD Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Bitwise SET operation for pull-down control of BPI IO 0: Keep 1: SET bits

10002C88 PD_CFG1_CL **PD Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Bitwise CLR operation for pull-down control of BPI IO 0: Keep 1: CLR bits

10002C90 PU_CFG0 PU Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																BSI_U
Type																RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U											SYS_U				
Type	RW											RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:5		BSI_U	Pull-up control of BSI IO [0]: MISC_MIPI_CK_2 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: MISC_MIPI_DO_2 [2]: MISC_MIPI_CK_3 [3]: MISC_MIPI_DO_3 [4]: MISC_MIPI_CK_0 [5]: MISC_MIPI_DO_0 [6]: MISC_MIPI_CK_1 [7]: MISC_MIPI_DO_1 [8]: RFICo_BSI_CK [9]: RFICo_BSI_EN [10]: RFICo_BSI_Do [11]: RFICo_BSI_D1 [12]: RFICo_BSI_D2
4:0		SYS_U	Pull-up control of SYS IO [0]: DISP_PWM PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm 1/1: N/A [1]: DSI_TE [2]: LCM_RST [3]: IDDIG [4]: TESTMODE

10002C94 PU_CFG0_SE T PU Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																BSI_U
Type																WO

Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U											SYS_U				
Type	WO											WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:5		BSI_U	Bitwise SET operation for pull-up control of BSI IO 0: Keep 1: SET bits
4:0		SYS_U	Bitwise SET operation for pull-up control of SYS IO

10002C98 PU_CFG0_CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																BSI_U
Type																WO
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BSI_U											SYS_U				
Type	WO											WO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
17:5		BSI_U	Bitwise CLR operation for pull-up control of BSI IO 0: Keep 1: CLR bits
4:0		SYS_U	Bitwise CLR operation for pull-up control of SYS IO

10002CA0 PU_CFG1 **PU Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Pull-up control of BPI IO [0]: BPI_BUS23_DET1 PU/PD: 0/0: N/A 1/0: Pull up with 75Kohm 0/1: Pull down with 75Kohm

Bit(s)	Mnemonic	Name	Description
			1/1: N/A
			[1]: BPI_BUS22_DET0
			[2]: BPI_BUS21_SWP3
			[3]: BPI_BUS20_SWP2
			[4]: BPI_BUS19_SWP1
			[5]: BPI_BUS18_SWP0
			[6]: BPI_BUS17_VM1
			[7]: BPI_BUS16_VM0
			[8]: BPI_BUS15_ANT3
			[9]: BPI_BUS14_ANT2
			[10]: BPI_BUS13_ANT1
			[11]: BPI_BUS12_ANT0
			[12]: BPI_BUS11
			[13]: BPI_BUS10
			[14]: BPI_BUS9
			[15]: BPI_BUS8
			[16]: BPI_BUS7
			[17]: BPI_BUS6
			[18]: BPI_BUS5
			[19]: BPI_BUS4
			[20]: BPI_BUS0
			[21]: BPI_BUS1
			[22]: BPI_BUS2
			[23]: BPI_BUS3

10002CA4 PU_CFG1_SE **PU Control** **00000000**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Bitwise SET operation for pull-up control of BPI IO 0: Keep 1: SET bits

10002CA8 PU_CFG1_CL **PU Control** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U															
Type	WO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
23:0		BPI_U	Bitwise CLR operation for pull-up control of BPI IO 0: Keep 1: CLR bits

10002CBo DRV_CFGo **DRV Control** **00555555**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name									BPI_U											
Type									RW											
Reset									0	1	0	1	0	1	0	1				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name	BPI_U				BSI_U										SYS_U					
Type	RW				RW										RW					
Reset	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1				

Bit(s)	Mnemonic	Name	Description
23:12		BPI_U	Driving control of BPI IO [1:0]: BPI_BUS23_DET1, BPI_BUS22_DET0, BPI_BUS21_SWP3, BPI_BUS20_SWP2 00: 2mA 01: 4mA 10: 6mA 11: 8mA [3:2]: BPI_BUS19_SWP1, BPI_BUS18_SWP0, BPI_BUS17_VM1, BPI_BUS16_VM0 [5:4]: BPI_BUS13_ANT1, BPI_BUS12_ANT0, BPI_BUS15_ANT3, BPI_BUS14_ANT2 [7:6]: BPI_BUS11, BPI_BUS10, BPI_BUS9, BPI_BUS8 [9:8]: BPI_BUS7, BPI_BUS6, BPI_BUS5, BPI_BUS4 [11:10]: BPI_BUS3, BPI_BUS2, BPI_BUS1, BPI_BUS0
11:2		BSI_U	Driving control of SYS IO [1:0]: MISC_MIPI_CK_2, MISC_MIPI_DO_2, MISC_MIPI_CK_3, MISC_MIPI_DO_3 00: 2mA 01: 4mA 10: 6mA 11: 8mA [3:2]: MISC_MIPI_CK_o, MISC_MIPI_DO_o, MISC_MIPI_CK_1, MISC_MIPI_DO_1 [5:4]: RFICo_BSI_Do, RFICo_BSI_D1, RFICo_BSI_D2, RFICo_BSI_CK, RFICo_BSI_EN [7:6]: Reserved [9:8]: Reserved
1:0		SYS_U	Driving control of SYS IO [1:0]: DISP_PWM, DSI_TE, LCM_RST, IDDIG, TESTMODE 00: 2mA 01: 4mA 10: 6mA 11: 8mA

10002CB4 DRV_CFGO_S DRV Control 00000000
ET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U				BSI_U								SYS_U			
Type	WO				WO								WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:12		BPI_U	Bitwise SET operation for driving Control of BPI IO 0: Keep 1: SET bits
11:2		BSI_U	Bitwise SET operation for driving control of BSI IO
1:0		SYS_U	Bitwise SET operation for driving control of SYS IO

10002CB8 DRV_CFGO_C DRV Control 00000000
LR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									BPI_U							
Type									WO							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BPI_U				BSI_U								SYS_U			
Type	WO				WO								WO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:12		BPI_U	Bitwise CLR operation for driving Control of BPI IO 0: Keep 1: CLR bits
11:2		BSI_U	Bitwise CLR operation for driving Control of BSI IO
1:0		SYS_U	Bitwise CLR operation for driving Control of SYS IO

10002D00 DUMMY DUMMY 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name										DUMMY									
Type										RW									
Reset										0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Dummy register [7:0]: Dummy register

10002Do4 DUMMY_SET **DUMMY** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Bitwise SET operation for dummy register 0: Keep 1: SET bits

10002Do8 DUMMY_CLR **DUMMY** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DUMMY							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0		DUMMY	Bitwise CLR operation for dummy register 0: Keep 1: CLR bits

3.3 Keypad Scanner

Module name: KP Base address: (+10010000h)

Address	Name	Width	Register Function
10010000	KP_STA	16	Keypad Status
10010004	KP_MEM1	16	Keypad Scanning Output Register
10010008	KP_MEM2	16	Keypad Scanning Output Register
1001000C	KP_MEM3	16	Keypad Scanning Output Register
10010010	KP_MEM4	16	Keypad Scanning Output Register
10010014	KP_MEM5	16	Keypad Scanning Output Register
10010018	KP_DEBOUNCE	16	De-bounce Period Setting
1001001C	KP_SCAN_TIMING	16	Keypad Scan Timing Adjustment Register
10010020	KP_SEL	16	Keypad Selection Register
10010024	KP_EN	16	Keypad Enable Register

10010000 KP_STA		Keypad Status														00000000
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																STA
Type																RO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	STA	STA	Indicates keypad status This register will not be cleared by the read operation. 0: No key pressed 1: Key pressed

10010004 KP_MEM1		Keypad Scanning Output Register														0000FFFF
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY15	KEY14	KEY13	KEY12	KEY11	KEY10	KEY9	KEY8	KEY7	KEY6	KEY5	KEY4	KEY3	KEY2	KEY1	KEY0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15	KEY15	KEY15	
14	KEY14	KEY14	
13	KEY13	KEY13	

Bit(s)	Mnemonic	Name	Description
12	KEY12	KEY12	
11	KEY11	KEY11	
10	KEY10	KEY10	
9	KEY9	KEY9	
8	KEY8	KEY8	
7	KEY7	KEY7	
6	KEY6	KEY6	
5	KEY5	KEY5	
4	KEY4	KEY4	
3	KEY3	KEY3	
2	KEY2	KEY2	
1	KEY1	KEY1	
0	KEY0	KEY0	

10010008 KP_MEM2 **Keypad Scanning Output Register** **0000FFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY3 1	KEY3 0	KEY2 9	KEY2 8	KEY2 7	KEY2 6	KEY2 5	KEY2 4	KEY2 3	KEY2 2	KEY2 1	KEY2 0	KEY1 9	KEY1 8	KEY1 7	KEY1 6
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15	KEY31	KEY31	
14	KEY30	KEY30	
13	KEY29	KEY29	
12	KEY28	KEY28	
11	KEY27	KEY27	
10	KEY26	KEY26	
9	KEY25	KEY25	
8	KEY24	KEY24	
7	KEY23	KEY23	
6	KEY22	KEY22	
5	KEY21	KEY21	
4	KEY20	KEY20	
3	KEY19	KEY19	
2	KEY18	KEY18	
1	KEY17	KEY17	
0	KEY16	KEY16	

1001000C KP_MEM3 **Keypad Scanning Output Register** **0000FFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY4	KEY4	KEY4	KEY4	KEY4	KEY4	KEY4	KEY4	KEY3	KEY3	KEY3	KEY3	KEY3	KEY3	KEY3	KEY3
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15	KEY47	KEY47	
14	KEY46	KEY46	
13	KEY45	KEY45	
12	KEY44	KEY44	
11	KEY43	KEY43	
10	KEY42	KEY42	
9	KEY41	KEY41	
8	KEY40	KEY40	
7	KEY39	KEY39	
6	KEY38	KEY38	
5	KEY37	KEY37	
4	KEY36	KEY36	
3	KEY35	KEY35	
2	KEY34	KEY34	
1	KEY33	KEY33	
0	KEY32	KEY32	

10010010 KP_MEM4

Keypad Scanning Output Register

0000FFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KEY6	KEY6	KEY6	KEY6	KEY5	KEY5	KEY5	KEY5	KEY5	KEY5	KEY5	KEY5	KEY5	KEY5	KEY4	KEY4
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15	KEY63	KEY63	
14	KEY62	KEY62	
13	KEY61	KEY61	
12	KEY60	KEY60	
11	KEY59	KEY59	
10	KEY58	KEY58	
9	KEY57	KEY57	
8	KEY56	KEY56	
7	KEY55	KEY55	
6	KEY54	KEY54	
5	KEY53	KEY53	
4	KEY52	KEY52	
3	KEY51	KEY51	
2	KEY50	KEY50	
1	KEY49	KEY49	
0	KEY48	KEY48	

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10010014 **KP_MEM5** **Keypad Scanning Output Register** **0000FFFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DUMMY1		KEY7	KEY7	KEY7	KEY7	KEY7	KEY7	KEY7	KEY7	KEY6	KEY6	KEY6	KEY6	KEY6	KEY6
Type	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
15:14	DUMMY1	DUMMY1	
13	KEY77	KEY77	
12	KEY76	KEY76	
11	KEY75	KEY75	
10	KEY74	KEY74	
9	KEY73	KEY73	
8	KEY72	KEY72	
7	KEY71	KEY71	
6	KEY70	KEY70	
5	KEY69	KEY69	
4	KEY68	KEY68	
3	KEY67	KEY67	
2	KEY66	KEY66	
1	KEY65	KEY65	
0	KEY64	KEY64	

10010018 **KP_DEBOUNC** **De-bounce Period Setting** **00000400**
E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DEBOUNCE													
Type			RW													
Reset			0	0	0	1	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13:0	DEBOUNCE	DEBOUNCE	De-bounce time = KP_DEBOUNCE/32 ms.

1001001C **KP_SCAN TI** **Keypad Scan Timing** **00000011**
MING **Adjustment Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	COL_HIGH_PULSE				ROW_HIGH_PULSE				COL_SCAN_DIV				ROW_SCAN_DIV				
Type	RW				RW				RW				RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	

Bit(s)	Mnemonic	Name	Description
15:12	COL_HIGH_PULSE	COL_HIGH_PULSE	Sets up the COL SCAN high pulse, i.e. cycles of the scan high pulse Default 0 means the high scan pulse needs 1 cycle.
11:8	ROW_HIGH_PULSE	ROW_HIGH_PULSE	Sets up the ROW SCAN high pulse, i.e. cycles of the scan high pulse Default 0 means the high scan pulse needs 1 cycle.
7:4	COL_SCAN_DIV	COL_SCAN_DIV	Sets up the COL SCAN cycle which includes COL_INTERVAL_DIV and the high pulse period Default 1 means there are 2 cycles for each scan, including 1 cycle high pulse and 1 cycle interval.
3:0	ROW_SCAN_DIV	ROW_SCAN_DIV	Sets up the ROW SCAN cycle which includes ROW_INTERVAL_DIV and the high pulse period Default 1 means there are 2 cycles for each scan, including 1 cycle high pulse and 1 cycle interval.

10010020 **KP_SEL** Keypad Selection Register 00001C70

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	KP1_COL_SEL						KP1_ROW_SEL						DUMMY2			KP_SEL
Type	RW						RW						RW			DC
Reset	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:10	KP1_COL_SEL	KP1_COL_SEL	Selects which cols are used when double keypad is used MT6797 supports maximum 3*3 double. col2, col1 and col0 can be used. 0: Disable corresponding column 1: Enable corresponding column
9:4	KP1_ROW_SEL	KP1_ROW_SEL	Selects which rows are used when double keypad is used MT6797 supports maximum 3*3 double. row2, row1 and row0 can be used. 0: Disable corresponding row 1: Enable corresponding row
3:1	DUMMY2	DUMMY2	
0	KP_SEL	KP_SEL	Selects to use single keypad or double keypad 0: Use single keypad 1: Use double keypad



Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

10010024 KP_EN **Keypad Enable Register** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																KP_EN
Type																RW
Reset																1

Bit(s)	Mnemonic	Name	Description
0	KP_EN	KP_EN	

3.4 UART

Module name: UART0 Base address: (+11002000h)

Address	Name	Width	Register Function
11002000	<u>RBR</u>	8	RX Buffer Register
11002004	<u>IER</u>	8	Interrupt Enable Register
11002000	<u>THR</u>	8	TX Holding Register
11002008	<u>IIR</u>	8	Interrupt Identification Register
1100200C	<u>LCR</u>	8	Line Control Register
11002008	<u>FCR</u>	8	FIFO Control Register
11002010	<u>MCR</u>	8	Modem Control Register
11002014	<u>LSR</u>	8	Line Status Register
11002018	<u>MSR</u>	8	Modem Status Register
1100201C	<u>SCR</u>	8	Scratch Register
11002090	<u>DLL</u>	8	Divisor Latch (LS)
11002094	<u>DLM</u>	8	Divisor Latch (MS)
11002098	<u>EFR</u>	8	Enhanced Feature Register
110020A0	<u>XON1</u>	8	XON1 Char Register
110020A4	<u>XON2</u>	8	XON2 Char Register
110020A8	<u>XOFF1</u>	8	XOFF1 Char Register
110020AC	<u>XOFF2</u>	8	XOFF2 Char Register
11002020	<u>AUTOBAUD_EN</u>	8	Auto Baud Detect Enable Register
11002024	<u>HIGHSPEED</u>	8	High Speed Mode Register
11002028	<u>SAMPLE_COUNT</u>	8	Sample Counter Register
1100202C	<u>SAMPLE_POINT</u>	8	Sample Point Register
11002030	<u>AUTOBAUD_REG</u>	8	Auto Baud Monitor Register
11002034	<u>RATEFIX_AD</u>	8	Clock Rate Fix Register
11002038	<u>AUTOBAUDSAMPLE</u>	8	Auto Baud Sample Register
1100203C	<u>GUARD</u>	8	Guard time added Register
11002040	<u>ESCAPE_DAT</u>	8	Escape Character Register
11002044	<u>ESCAPE_EN</u>	8	Escape Enable Register
11002048	<u>SLEEP_EN</u>	8	Sleep Enable Register
1100204C	<u>DMA_EN</u>	8	DMA Enable Register
11002050	<u>RXTRI_AD</u>	8	Rx Trigger Address
11002054	<u>FRACDIV_L</u>	8	Fractional Divider LSB Address
11002058	<u>FRACDIV_M</u>	8	Fractional Divider MSB Address
1100205C	<u>FCR_RD</u>	8	FIFO Control Register
1100209C	<u>FEATURE_SEL</u>	8	UART Feature Select Register
110020B4	<u>SLEEP_REQ</u>	8	UART Sleep request Register
110020B8	<u>SLEEP_ACK</u>	8	UART Idle Register
110020BC	<u>SPM_SEL</u>	8	SPM Interface Selection Register

11002000 RBR

RX Buffer Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RBR															
Type	RU															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	RBR	Read-only register The received data can be read by accessing this register.

11002004 IER **Interrupt Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CTSI	RTSI	XOFF I		EDSSI	ELSI	ETBE I	ERBF I
Type									RW	RW	RW		RW	RW	RW	RW
Reset									0	0	0		0	0	0	0

Bit(s)	Name	Description
7	CTSI	Masks an interrupt that is generated when a rising edge is detected on the CTS modem control line. <i>Note: This interrupt is only enabled when hardware flow control is enabled.</i> 0: Mask an interrupt that is generated when a rising edge is detected on the CTS modem control line. 1: Unmask an interrupt that is generated when a rising edge is detected on the CTS modem control line.
6	RTSI	Masks an interrupt that is generated when a rising edge is detected on the RTS modem control line. <i>Note: This interrupt is only enabled when hardware flow control is enabled.</i> 0: Mask an interrupt that is generated when a rising edge is detected on the RTS modem control line. 1: Unmask an interrupt that is generated when a rising edge is detected on the RTS modem control line.
5	XOFF I	Masks an interrupt that is generated when an XOFF character is received. <i>Note: This interrupt is only enabled when software flow control is enabled.</i> 0: Mask an interrupt that is generated when an XOFF character is received. 1: Unmask an interrupt that is generated when an XOFF character is received.
3	EDSSI	When set to 1, an interrupt will be generated if DCTS (MSR[0]) becomes set. 0: No interrupt is generated if DCTS (MSR[0]) becomes set. 1: An interrupt is generated if DCTS (MSR[0]) becomes set.
2	ELSI	When set to 1, an interrupt will be generated if BI, FE, PE or OE (LSR[4:1]) becomes set. 0: No interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set.

Bit(s)	Name	Description
1	ETBEI	1: An interrupt is generated if BI, FE, PE or OE (LSR[4:1]) becomes set. When set to 1, an interrupt will be generated if TX holding register is empty or the contents of TX FIFO are reduced to its trigger level. 0: No interrupt will be generated if TX holding register is empty or the contents of TX FIFO are reduced to its trigger level.
0	ERBFI	1: An interrupt will be generated if TX holding register is empty or the contents of TX FIFO are reduced to its trigger level. When set to 1, an interrupt will be generated if RX data are placed in RX buffer register or RX trigger level is reached. 0: No interrupt will be generated if RX data are placed in RX buffer register or RX trigger level is reached. 1: An interrupt will be generated if RX data are placed in RX buffer register or RX trigger level is reached.

11002000 THR TX Holding Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									THR							
Type									WO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	THR	TX holding register (write only) The data to be transmitted are written to this register then sent to the PC via serial communication.

11002008 IIR Interrupt Identification Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FIFOE		ID					
Type									RO		RU					
Reset									0	0	0	0	0	0	0	1

Bit(s)	Name	Description
7:6	FIFOE	
5:0	ID	IIR[5:0] Priority level interrupt source 000001 - No interrupt pending 000110 1 Line status interrupt: BI, FE, PE or OE set in LSR (under IER[2]=1) 001100 2 RX data timeout: Timeout on character in RX FIFO (under IER[0]=1) 000100 3 RX data received: RX data received or RX trigger level reached (under IER[0]=1)

Bit(s) Name	Description
000010 4	TX holding register empty: TX holding register empty or TX FIFO trigger level reached (under IER[1]=1)
000000 5	Modem status change: DDCD, TERI, DDSR or DCTS set in MSR (under IER[3]=1)
010000 6	Software flow control: XOFF character received (under IER[5]=1)
100000 7	Hardware flow control: CTS or RTS rising edge (under IER[7]=1 or IER[6]=1)
	<p>Line status interrupt: A RX line status interrupt (IIR[5:0]=000110b) will be generated if ELSI (IER[2]) is set and any of BI, FE, PE or OE (LSR[4:1]) becomes set. The interrupt is cleared by reading the line status register.</p> <p>RX data timeout interrupt: When virtual FIFO mode is disabled, RX data timeout interrupt will be generated if all the following apply: 1. FIFO contains at least one character; 2. The most recent character was received longer than four character periods ago (including all start, parity and stop bits); 3. The most recent CPU read of the FIFO was longer than four character periods ago.</p> <p>The timeout timer is restarted upon receipt of a new byte from the RX shift register or on a CPU read from the RX FIFO.</p> <p>The RX data timeout interrupt is enabled by setting EFRBI (IER[o]) to 1 and cleared by reading RX FIFO. When virtual FIFO mode is enabled, RX data timeout interrupt will be generated if all the following apply: 1. FIFO is empty; 2. The most recent character was received longer than four character periods ago (including all start, parity and stop bits); 3. The most recent CPU read of the FIFO was longer than four character periods ago.</p> <p>The timeout timer is restarted upon receipt of a new byte from the RX shift register or reading DMA_EN register. The RX data timeout interrupt is enabled by setting EFRBI (IER[o]) to 1 and cleared by reading DMA_EN register.</p> <p>RX data received interrupt: A RX received interrupt (IER[5:0]=000100b) will be generated if EFRBI (IER[o]) is set and either RX data are placed in the RX buffer register or the RX trigger level is reached. The interrupt is cleared by reading the RX buffer register or the RX FIFO (if enabled).</p> <p>TX holding register empty interrupt: A TX holding register empty interrupt (IIR[5:0]=000010b) will be generated if ETRBI (IER[1]) is set and either the TX holding register is empty or the contents of TX FIFO are reduced to its trigger level. The interrupt is cleared by writing TX holding register or TX FIFO if FIFO enabled.</p> <p>Modem status change interrupt: A modem status change interrupt (IIR[5:0]=000000b) will be generated if EDSSI (IER[3]) is set and either DDCCD, TERI, DDSR or DCTS (MSR[3:0]) becomes set. The interrupt is cleared by reading the modem status register.</p>

Bit(s) Name	Description
	<p>Software flow control interrupt: A software flow control interrupt (IIR[5:0]=010000b) will be generated if software flow control is enabled and XOFF1 (IER[5]) becomes set, indicating that an XOFF character has been received. The interrupt is cleared by reading the interrupt identification register.</p> <p>Hardware flow control interrupt: A hardware flow control interrupt (IER[5:0]=100000b) will be generated if hardware flow control is enabled and either RTSI (IER[6]) or CTSI (IER[7]) becomes set, indicating that a rising edge has been detected on either the RTS/CTS modem control line. The interrupt is cleared by reading the interrupt identification register.</p>

1100200C LCR **Line Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DLAB	SB	SP	EPS	PEN	STB	WLS1_WLS0	
Type									RW	RW	RW	RW	RW	RW	RW	
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7 DLAB	<p>Divisor latch access bit 0: The RX and TX Registers are read/written at Address 0 and the IER register is read/written at Address 4. 1: The Divisor Latch LS is read/written at Address 0 and the Divisor Latch MS is read/written at Address 4.</p>
6 SB	<p>Sets up break 0: No effect 1: SOUT signal is forced into the 0 state.</p>
5 SP	<p>Stick parity 0: No effect 1: The parity bit is forced into a defined state, depending on the states of EPS and PEN: If EPS=1 & PEN=1, the parity bit will be set and checked = 0. If EPS=0 and PEN=1, the parity bit will be set and checked = 1.</p>
4 EPS	<p>Selects even parity 0: When EPS=0, an odd number of ones is sent and checked. 1: When EPS=1, an even number of ones is sent and checked.</p>
3 PEN	<p>Enables parity 0: The parity is neither transmitted nor checked. 1: The parity is transmitted and checked.</p>
2 STB	<p>Number of STOP bits 0: One STOP bit is always added. 1: Two STOP bits are added after each character is sent; unless the character length is 5 when 1 STOP bit is added.</p>
1:0 WLS1_WLS0	<p>Selects word length 0: 5 bits 1: 6 bits 2: 7 bits 3: 8 bits</p>

11002008 FCR **FIFO Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RFTL1_RF TLo		TFTL1_TFT Lo			CLRT	CLRR	FIFO E
Type									WO		WO			WO	WO	WO
Reset									0	0	0	0		0	0	0

Bit(s)	Name	Description
7:6	RFTL1_RFTLo	RX FIFO trigger threshold RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: RXTRIG
5:4	TFTL1_TFTLo	TX FIFO trigger threshold TX FIFO contains total 32 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	Control bit to clear TX FIFO 0: No effect 1: Clear TX FIFO
1	CLRR	Control bit to clear RX FIFO 0: No effect 1: Clear RX FIFO
0	FIFOE	Enables FIFO This bit should be set to 1 for any of the other bits in the registers to have any effect. 0: Disable both RX and TX FIFOs. 1: Enable both RX and TX FIFOs.

11002010 MCR **Modem Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									XOFF _STA TUS			Loop			RTS	
Type									RU			RW			RW	
Reset									0			0			0	

Bit(s)	Name	Description
7	XOFF_STATUS	This is a read-only bit. 0: When an XON character is received. 1: When an XOFF character is received.

Bit(s)	Name	Description
4	Loop	Loop-back control bit 0: No loop-back is enabled. 1: Loop-back mode is enabled.
1	RTS	Controls the state of the output NRTS, even in loop mode 0: RTS will always output 1. 1: RTS's output will be controlled by flow control condition.

11002014 LSR **Line Status Register** **00000060**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FIFO ERR	TEMT	THRE	BI	FE	PE	OE	DR
Type									RU	RU	RU	RU	RU	RU	RU	RU
Reset									0	1	1	0	0	0	0	0

Bit(s)	Name	Description
7	FIFOERR	RX FIFO error indicator 0: No PE, FE, BI set in RX FIFO 1: Set to 1 when there is at least one PE, FE or BI in RX FIFO.
6	TEMT	TX holding register (or TX FIFO) and TX shift register are empty. 0: Empty conditions below are not met. 1: If FIFOs are enabled, the bit will be set whenever TX FIFO and TX shift register are empty. If FIFOs are disabled, the bit will be set whenever TX holding register and TX shift register are empty.
5	THRE	Indicates if there is room for TX holding register or TX FIFO is reduced to its trigger level 0: Reset whenever the contents of TX FIFO are more than its trigger level (FIFOs are enabled), or whenever TX holding register is not empty (FIFOs are disabled). 1: Set whenever the contents of TX FIFO are reduced to its trigger level (FIFOs are enabled), or whenever TX holding register is empty and ready to accept new data (FIFOs are disabled).
4	BI	Break interrupt 0: Reset by the CPU reading this register 1: If the FIFOs are disabled, this bit will be set whenever the SIN is held in the 0 state for more than one transmission time (START bit + DATA bits + PARITY + STOP bits). If the FIFOs are enabled, this error will be associated with a corresponding character in FIFO and is flagged when this byte is at the top of the FIFO. When a break occurs, only one zero character is loaded into FIFO: the next character transfer will be enabled when SIN enters the marking state and receives the next valid start bit.
3	FE	Framing error 0: Reset by the CPU reading this register 1: If the FIFOs are disabled, this bit will be set if the received data did not have a valid STOP bit. If the FIFOs are enabled, the state of this bit will be revealed when the byte it refers to is the next to be read.
2	PE	Parity error 0: Reset by the CPU reading this register 1: If the FIFOs are disabled, this bit will be set if the received data did not have a valid parity bit. If the FIFOs are enabled, the state of this

Bit(s)	Name	Description
1	OE	bit will be revealed when the referred byte is the next to be read. Overrun error 0: Reset by the CPU reading this register. 1: If the FIFOs are disabled, this bit will be set if the RX buffer was not read by the CPU before new data from the RX shift register overwrote the previous contents. If the FIFOs are enabled, an overrun error will occur when RX FIFO is full and RX shift register becomes full. OE is set as soon as this happens. The character in the shift register is then overwritten but not transferred to the FIFO.
0	DR	Data ready 0: Cleared by CPU reading RX buffer or by reading all FIFO bytes. 1: Set by RX buffer becoming full or by FIFO becoming not empty.

11002018 MSR Modem Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CTS				DCTS
Type												RU				RW
Reset												0				0

Bit(s)	Name	Description
4	CTS	Clear to send When Loop = 0, this value is the complement of the NCTS input signal. When Loop = 1, this value is equal to the RTS bit in modem control register.
0	DCTS	Delta clear to send 0: Cleared if the state of CTS has not changed since this register was last read. 1: Set if the state of CTS has changed since this register was last read.

1100201C SCR Scratch Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SCR							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	SCR	General-purpose read/write register After reset, its value will be un-defined.

11002090 DLL Divisor Latch (LS) 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DLL							
Type									RW							
Reset									0	0	0	0	0	0	0	1

Bit(s) Name	Description
7:0 DLL	Divisor latch low 8-bit data

11002094 DLM Divisor Latch (MS) 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DLM							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 DLM	<p>Divisor latch high 8-bit data</p> <p><i>Note: Division by 1 generates a BAUD signal that is constantly high. DLL and DLM setting formula is {DLH,DLL}=(system clock frequency/ baud_pulse/ baud_rate).</i></p> <p>When RATE_FIX(RATEFIX_AD[0])=0, system clock frequency = 52MHz.</p> <p>When RATE_FIX(RATEFIX_AD[0])=1 and RATE_FIX(RATEFIX_AD[2])=0, system clock frequency = 26MHz.</p> <p>When RATE_FIX(RATEFIX_AD[0])=1 and RATE_FIX(RATEFIX_AD[2])=1, system clock frequency = 13MHz.</p> <p>For baud_pulse value, refer to HIGH_SPEED(offset=24H) register, e.g. when 52MHz, default speed mode and 115200 baud rate, the {DLH,DLL}=52MHz/16/115200=28.</p>

11002098 EFR Enhanced Feature Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									AUTO_CTS	AUTO_RTS		ENABLE_E	SW_FLOW_CONT			
Type									RW	RW		RW	RW			
Reset									0	0		0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s)	Name	Description
7	AUTO_CTS	Enables hardware transmission flow control 0: Disable 1: Enable
6	AUTO_RTS	Enables hardware reception flow control 0: Disable 1: Enable
4	ENABLE_E	Enables enhancement feature 0: Disable 1: Enable
3:0	SW_FLOW_CONT	Software flow control bits 00xx: No TX flow control 10xx: Transmit XON1/XOFF1 as flow control bytes 01xx: Transmit XON2/XOFF2 as flow control bytes xx00: No RX Flow Control xx10: Receive XON1/XOFF1 as flow control bytes xx01: Receive XON2/XOFF2 as flow control bytes

110020A0 XON1 XON1 Char Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									XON1							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	XON1	XON1 character for software flow control

110020A4 XON2 XON2 Char Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									XON2							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	XON2	XON2 character for software flow control

110020A8 XOFF1 XOFF1 Char Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									XOFF1									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s) Name	Description
7:0 XOFF1	XOFF1 character for software flow control

110020AC XOFF2 **XOFF2 Char Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									XOFF2									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s) Name	Description
7:0 XOFF2	XOFF2 character for software flow control

11002020 AUTOBAUD_EN **Auto Baud Detect Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														sleep_ack_sel	AUTOBAUD_SEL	AUTOBAUD_EN
Type														RW	RW	RW
Reset														0	0	0

Bit(s) Name	Description
2 sleep_ack_sel	0: Send sleep_ack when autobaud_en is enabled and autobaud state machine and RX is idle . 1: Cannot send sleep_ack when autobaud_en is enabled.
1 AUTOBAUD_SEL	Selects auto-baud 0: Support standard baud rate detection 1: Support non_standard baud rate detection (only support baud from 300 to 115200; use 52MHZ to auto fix)
0 AUTOBAUD_EN	Auto-baud enable signal 0: Disable auto-baud function 1: Enable auto-baud function (UARTn+0024h SPEED should be set to 0) Note: When AUTOBAUD_EN is active, there should not be A*/a*

Bit(s) Name	Description
	char before the auto baud char AT/at. If the A*/a* is inevitable, the autobaud will fail. Disable AUTOBAUD_EN to reset autobaud and autobaud_en again.

11002024 HIGHSPEED High Speed Mode Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															SPEED	
Type															RW	
Reset															0	0

Bit(s) Name	Description
1:0 SPEED	UART sample counter base 0: Based on 16*baud_pulse, baud_rate = system clock frequency/16/{DLH, DLL} 1: Based on 8*baud_pulse, baud_rate = system clock frequency/8/{DLH, DLL} 2: Based on 4*baud_pulse, baud_rate = system clock frequency/4/{DLH, DLL} 3: Based on sampe_count*baud_pulse, baud_rate = system clock frequency/(sampe_count+1){DLM, DLL}

11002028 SAMPLE_COU Sample Counter Register 00000000
NT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									SAMPLECOUNT									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s) Name	Description
7:0 SAMPLECOUNT	Only useful when HIGHSPEED mode=3

1100202C SAMPLE_POI Sample Point Register 000000FF
NT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									SAMPLEPOINT									

Type										RW							
Reset										1	1	1	1	1	1	1	1

Bit(s) Name	Description
7:0 SAMPLEPOINT	SAMPLE_POINT = (SAMPLE_COUNT-1)/2 without the decimal. Sample point is effective only when HIGHSPEED=3.

11002030 AUTOBAUD R **Auto Baud Monitor Register** **00000000**
EG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BAUD_STAT				BAUD_RATE			
Type									RU				RU			
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:4 BAUD_STAT	Autobaud format 0: Autobaud is detecting. 1: AT_7N1 2: AT_7O1 3: AT_7E1 4: AT_8N1 5: AT_8O1 6: AT_8E1 7: at_7N1 8: at_7E1 9: at_7O1 10: at_8N1 11: at_8E1 12: at_8O1 13: Autobaud detection fails.
3:0 BAUD_RATE	Autobaud baud rate 0: 115200 1: 57600 2: 38400 3: 19200 4: 9600 5: 4800 6: 2400 7: 1200 8: 300 9: 110

11002034 RATEFIX AD **Clock Rate Fix Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														FREQ_SEL	AUTO BAUD_RATE_FIX	RATE_FIX
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Name	Description
2	FREQ_SEL	0: system clock = UART_CLK_SRC/2 1: system clock = UART_CLK_SRC/4
1	AUTOBAUD_RATE_FIX	0: System clock = UART_CLK_SRC/1 (UART_CLK_SRC = 52MHz or 26MHz) 1: System clock = UART_CLK_SRC/2 or UART_CLK_SRC/4 (depending on FREQ_SEL)
0	RATE_FIX	0: System clock = UART_CLK_SRC/1 (UART_CLK_SRC = 52MHz or 26MHz) 1: System clock = UART_CLK_SRC/2 or UART_CLK_SRC/4 (depending on FREQ_SEL)

**11002038 AUTOBAUDSA
MPLE**

Auto Baud Sample Register

0000000D

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											AUTOBAUDSAMPLE					
Type											RW					
Reset											0	0	1	1	0	1

Bit(s)	Name	Description
5:0	AUTOBAUDSAMPLE	Detects clk division for autobaud rate For standard baud rate detection. system clk 52m: 'd 27 system clk 26m: 'd 13 system clk 13m: 'd 6 For non-standard baud rate detection: :15

1100203C GUARD

Guard time added Register

0000000F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												GUARD_EN	GUARD_CNT			
Type												RW	RW			

Reset													0	1	1	1	1
--------------	--	--	--	--	--	--	--	--	--	--	--	--	---	---	---	---	---

Bit(s)	Name	Description
4	GUARD_EN	Guard interval add enable signal 0: No guard interval added 1: Add guard interval after stop bit
3:0	GUARD_CNT	Guard interval count value Guard interval = $[1/(\text{system clock}/\text{div_step}/\text{div})]*\text{GUARD_CNT}$

11002040 ESCAPE_DAT **Escape Character Register** **000000FF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									ESCAPE_DAT									
Type									RW									
Reset									1	1	1	1	1	1	1	1		

Bit(s)	Name	Description
7:0	ESCAPE_DAT	Escape character added before software flow control data and escape character That is, if TX data are xon (31h), with esc_en =1, UART will transmit data as esc + CEh (~xon).

11002044 ESCAPE_EN **Escape Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ESC_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	ESC_EN	Adds escape character in transmitter and removes escape character in receiver by UART 0: Does not deal with the escape character 1: Add escape character in transmitter and remove escape character in receiver

11002048 SLEEP_EN **Sleep Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SLEEP_EN
Type																RW
Reset																0

Bit(s)	Name	Description
0	SLEEP_EN	<p>For sleep mode issue</p> <p>0: Does not deal with sleep mode indication signal</p> <p>1: Activate HW flow control or software control according to software initial setting when chip enters sleep mode. Release HW flow when chip wakes up. For software control, UART sends xon when awakens and FIFO does not reach threshold level.</p>

1100204C DMA_EN DMA Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													FIFO_lsr_sel	TO_CNT_AUTORST	TX_DMA_EN	RX_DMA_EN
Type													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Name	Description
3	FIFO_lsr_sel	<p>Selects FIFO LSR mode</p> <p>0: LSR will hold the first line status error state until you read the LSR register.</p> <p>1: LSR will update automatically with read data from RX FIFO.</p>
2	TO_CNT_AUTORST	<p>Timeout counter auto reset register</p> <p>0: After RX timeout happens, SW should reset the interrupt by reading UART 0x4C.</p> <p>1: The timeout counter will be auto reset. Set up this register when new DMA is used.</p>
1	TX_DMA_EN	<p>TX_DMA mechanism enable signal</p> <p>0: Does not use DMA in TX.</p> <p>1: Use DMA in TX. When this register is enabled, the flow control is based on the DMA threshold and generates a timeout interrupt for DMA.</p>
0	RX_DMA_EN	<p>RX_DMA mechanism enable signal</p> <p>0: Does not use DMA in RX.</p> <p>1: Use DMA in RX. When this register is enabled, the flow control is based on the DMA threshold and generates a timeout interrupt.</p>

11002050 RXTRI_AD Rx Trigger Address 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name														RXTRIG			
Type														RW			
Reset													0	0	0	0	

Bit(s)	Name	Description
3:0	RXTRIG	When {rtm,rtl}=2'b11, the RX FIFO threshold will be Rxtrig. Make the value smaller than half of RX FIFO size, which is 32 bytes.

11002054 FRACDIV_L Fractional Divider LSB Address 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FRACDIV_L							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	FRACDIV_L	Adds sampling count (+1) from state data7 to data0 to contribute fractional divisor Only when high_speed=3.

11002058 FRACDIV_M Fractional Divider MSB Address 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															FRACDIV_M	
Type															RW	
Reset															0	0

Bit(s)	Name	Description
1:0	FRACDIV_M	Adds sampling count when in state stop to parity to contribute fractional divisor Only when high_speed=3.

1100205C FCR_RD FIFO Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name										RFTL1_RF	TFTL1_TFT		CLRT	CLRR	FIFO
Type										TLo	Lo		RO	RO	E
Reset										0	0		0	0	0

Bit(s)	Name	Description
7:6	RFTL1_RFTLo	RX FIFO trigger threshold RX FIFO contains total 32 bytes. 0: 1 1: 6 2: 12 3: RXTRIG
5:4	TFTL1_TFTLo	TX FIFO trigger threshold TX FIFO contains total 32 bytes. 0: 1 1: 4 2: 8 3: 14
2	CLRT	0: TX FIFO is not cleared. 1: TX FIFO is cleared.
1	CLRR	0: RX FIFO is not cleared. 1: RX FIFO is cleared.
0	FIFOE	Enables FIFO Set this bit to 1 for any of the other bits in the registers to have any effect. 0: RX and TX FIFOs are not enabled. 1: RX and TX FIFOs are enabled.

1100209C FEATURE_SEL **UART Feature Select Register** **00000000**
L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FEAT
Type																URE
Reset																SEL
																RW
																0

Bit(s)	Name	Description
0	FEATURE_SEL	For AP MCU side UART, if new UART register map is used, feature_sel should be kept at 1. 0: Disable new register map 1: Enable new register map

110020B4 SLEEP_REQ **UART Sleep request Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

3.5 USB 2.0 High Speed Dual-Role Controller

Module name: Unified_USB Base address: (+11200000h)

Address	Name	Width	Register Function
11200000	FADDR	8	Function Address Register (Device Mode Only)
11200001	POWER_PERI	8	Power Management Register
11200001	POWER_HOST	8	Power Management Register
11200002	INTRTX	16	Tx Interrupt Status Register
11200004	INTRRX	16	Rx Interrupt Status Register
11200006	INTRTXE	16	Tx Interrupt Enable Register
11200008	INTRRXE	16	Rx Interrupt Enable Register
1120000A	INTRUSB	8	Common USB Interrupt Register
1120000B	INTRUSBE	8	Common USB Interrupt Enable Register
1120000C	FRAME	16	Frame Number Register
1120000E	INDEX	8	Endpoint Selection Index Register
1120000F	TESTMODE	8	Test Mode Enable Register
11200010	TXMAP	16	TXMAP Register
11200012	TXCSR_PERI	16	TX CSR Register
11200012	TXCSR_HOST	16	TX CSR Register
11200014	RXMAP	16	RXMAP Register
11200016	RXCSR_PERI	16	RX CSR Register
11200016	RXCSR_HOST	16	RX CSR Register
11200018	RXCOUNT	16	RX Count Register
1120001A	TXTYPE	8	TxType Register
1120001B	TXINTERVAL	8	TxInterval Register
1120001C	RXTYPE	8	RxType Register
1120001D	RXINTERVAL	8	RxInterval Register
1120001F	FIFOSIZE	8	Configured FIFO Size Register
11200020	FIFO0	32	USB Endpoint 0 FIFO Register
11200024	FIFO1	32	USB Endpoint 1 FIFO Register
11200060	DEVCTL	8	Device Control Register
11200061	PWRUPCNT	8	Power Up Counter Register
11200062	TXFIFOSZ	8	TX FIFO Size Register
11200063	RXFIFOSZ	8	RX FIFO Size Register
11200064	TXFIFOADD	16	TX FIFO Address Register
11200066	RXFIFOADD	16	RX FIFO Address Register
1120006C	HWCAPS	16	Hardware Capability Register
1120006E	HWSVERS	16	Version Register
11200070	BUSPERF1	16	USB Bus Performance Register 1
11200072	BUSPERF2	16	USB Bus Performance Register 2
11200074	BUSPERF3	16	USB Bus Performance Register 3
11200078	EPINFO	8	Number of TX and RX Register
11200079	RAMINFO	8	Width of RAM and Number of DMA Channel Register
1120007A	LINKINFO	8	Delay to be Applied Register
1120007B	VPLEN	8	Vbus Pulsing Charge Register
1120007C	HS_EOF1	8	Time Buffer Available on HS Transaction Register
1120007D	FS_EOF1	8	Time Buffer Available on FS Transaction Register

Address	Name	Width	Register Function
1120007E	<u>LS_EOF1</u>	8	Time Buffer Available on LS Transaction Register
1120007F	<u>RST_INFO</u>	8	Reset Information Register
11200080	<u>RXTOG</u>	16	Rx Data Toggle Set/Status Register
11200082	<u>RXTOGEN</u>	16	Rx Data Toggle Enable Register
11200084	<u>TXTOG</u>	16	Tx Data Toggle Set/Status Register
11200086	<u>TXTOGEN</u>	16	Tx Data Toggle Enable Register
112000A0	<u>USB_L1INTS</u>	32	USB Level 1 Interrupt Status Register
112000A4	<u>USB_L1INTM</u>	32	USB Level 1 Interrupt Mask Register
112000A8	<u>USB_L1INTP</u>	32	USB Level 1 Interrupt Polarity Register
112000AC	<u>USB_L1INTC</u>	32	USB Level 1 Interrupt Control Register
11200102	<u>CSR0_PERI</u>	16	EP0 Control Status Register
11200102	<u>CSR0_HOST</u>	16	EP0 Control Status Register
11200108	<u>COUNT0</u>	16	EP0 Received Bytes Register
1120010A	<u>Type0</u>	8	EP0 Type Register
1120010B	<u>NAKLIMIT0</u>	8	NAK Limit Register
1120010C	<u>SRAMCONFIGSIZE</u>	16	SRAM Size Register
1120010E	<u>HBCONFIGDATA</u>	8	High Bind-width Configuration Register
1120010F	<u>CONFIGDATA</u>	8	Core Configuration Register
11200110	<u>TX1MAP</u>	16	TX1MAP Register
11200112	<u>TX1CSR_PERI</u>	16	Tx1 CSR Register
11200112	<u>TX1CSR_HOST</u>	16	Tx1 CSR Register
11200114	<u>RX1MAP</u>	16	RX1MAP Register
11200116	<u>RX1CSR_PERI</u>	16	RX1 CSR Register
11200116	<u>RX1CSR_HOST</u>	16	Rx1 CSR Register
11200118	<u>RX1COUNT</u>	16	Rx1 Count Register
1120011A	<u>TX1TYPE</u>	8	Tx1Type Register
1120011B	<u>TX1INTERVAL</u>	8	Tx1Interval Register
1120011C	<u>RX1TYPE</u>	8	Rx1Type Register
1120011D	<u>RX1INTERVAL</u>	8	Rx1Interval Register
1120011F	<u>FIFOSIZE1</u>	8	EP1 Configured FIFO Size Register
11200200	<u>DMA_INTR</u>	32	DMA Interrupt Status Register
11200210	<u>DMA_LIMITER</u>	32	DMA Limiter Register
11200220	<u>DMA_CONFIG</u>	32	DMA Configuration Register
11200204	<u>DMA_CNTL_0</u>	16	DMA Channel 0 Control Register
11200208	<u>DMA_ADDR_0</u>	32	DMA Channel 0 Address Register
1120020C	<u>DMA_COUNT_0</u>	32	DMA Channel 0 Byte Count Register
11200304	<u>EP1RXPKTCOUNT</u>	16	EP1 RxPktCount Register
11200480	<u>ToFUNCADDR</u>	16	To Function Address Register
11200488	<u>T1FUNCADDR</u>	16	T1 Function Address Register
11200482	<u>ToHUBADDR</u>	16	To HUB Address Register
1120048A	<u>T1HUBADDR</u>	16	T1 HUB Address Register
1120048C	<u>R1FUNCADDR</u>	16	R1 Function Address Register
1120048E	<u>R1HUBADDR</u>	16	R1 HUB Address Register
11200604	<u>TM1</u>	16	Test Mode 1 Register
11200608	<u>HWVER_DATE</u>	32	HW Version Control Register
11200684	<u>SRAMA</u>	32	SRAM Address Register

Address	Name	Width	Register Function
11200688	SRAMD	32	SRAM Data Register
11200690	RISC_SIZE	32	RISC Size Register
11200700	RESREG	32	Reserved Register
11200730	OTG20_CSRL	8	OTG20 Related Control Register L
11200731	OTG20_CSRH	8	OTG20 Related Control Register H

11200000 FADDR **Function Address Register** **00000000**
(Device Mode Only)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										FUNCTION_ADDRESS						
Type										RW						
Reset										0	0	0	0	0	0	0

Bit(s) Name	Description
6:0 FUNCTION_ADDRESS	<p>FAddr is an 8-bit register that should be written with the 7-bit address of the peripheral part of the transaction.</p> <p>When the USB2.0 controller is used In peripheral mode (DevCtl.bit2=0), this register should be written with the address received through a SET_ADDRESS command, which will then be used for decoding the function address in subsequent token packets. When the USB2.0 controller is used In host mode (DevCtl.bit2=1), Function address is configured by TXFUNCADDR and RXFUNCADDR.</p>

11200001 POWER_PERI **Power Management Register** **00000020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									ISOU PDAT E	SOFT CONN	HSEN AB	HSMO DE	RESE T	RESU ME	SUSP ENDM ODE	ENAB LESU SPEN DM
Type									RW	RW	RW	RU	RU	RW	RU	RW
Reset									0	0	1	0	0	0	0	0

Bit(s) Name	Description
7 ISOUPDATE	<p>When set by the CPU, the USB2.0 controller will wait for an SOF token from the time TxPktRdy is set before sending the packet.</p> <p>If an IN token is received before an SOF token, a 0 length data packet will be sent.</p> <p><i>Note: Only valid In peripheral mode. Also, This bit only affectss</i></p>

Bit(s)	Name	Description
6	SOFTCONN	<i>endpoints performing Isochronous transfers.</i> If Soft Connect/Disconnect feature is enabled, the USB D+/D- lines is enabled when this bit will be set by the CPU and tri-stated when this bit is cleared by the CPU. In Peripheral FS mode, clearing the Softcon bit may need the execution of latency until USB BUS SEo is detected by HW. Execution Latency ~ = 1ms. Such as SOF Packet EOP or RESET In Peripheral HS mode, clear Softcon bit still need execution latency until USB BUS SEo is detected by HW. Execution Latency ~ = 1us. Note: Set this bit only In peripheral mode. For Host mode, this bit will be set if DEVCTL[o] session bit is set. This bit should also be cleared if session bit is cleared by CPU.
5	HSEBAB	When set by the CPU, the USB2.0 controller will negotiate for high-speed mode when the device is reset by the hub.
4	HSMODE	If not set, the device will only operate in full-speed mode. When set, this read-only bit indicates the high-speed mode is successfully negotiated during USB reset. In peripheral mode, it becomes valid when USB reset is completed (as indicated by USB reset interrupt). In host mode, it becomes valid when the Reset bit is cleared. Remains valid for the duration of the session. <i>Note: Allowance is made for Tiny-J signaling in determining the transfer speed to select.</i>
3	RESET	Set when Reset signaling is present on the bus. Note: This bit is read/write from the CPU in host mode but read-only In peripheral mode.
2	RESUME	Set by the CPU to generate resume signaling when the function is in Suspend mode. The CPU clears this bit after 10ms (max. 15ms) to end resume signaling. In host mode, this bit is also automatically set when resume signaling from the target is detected while the USB2.0 controller is suspended.
1	SUSPENDMODE	In host mode, this bit is set by the CPU to enter suspend mode. In peripheral mode, this bit is set on entry into suspend mode. It is cleared when the CPU reads the interrupt register or sets up the Resume bit above.
0	ENABLESUSPENDM	Set by the CPU to enable the SUSPENDM output

11200001 POWER_HOST							Power Management Register							00000020		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											HSEBAB	HSMODE	RESET	RESUME	SUSPENDMODE	ENABLESUSPENDM
Type											RW	RU	RW	RW	Ao	RW
Reset											1	0	0	0	0	0

Bit(s)	Name	Description
5	HSEBAB	When set by the CPU, the USB2.0 controller will

Bit(s)	Name	Description
4	HSMODE	negotiate for high-speed mode when the device is reset by the hub. If not set, the device will only operate in full-speed mode. When set, this read-only bit indicates the high-speed mode is successfully negotiated during USB reset. In peripheral mode, it becomes valid when USB reset is completed (as indicated by USB reset interrupt). In host mode, it becomes valid when the Reset bit is cleared. Remains valid for the duration of the session. <i>Note: Allowance is made for Tiny-J signaling in determining the transfer speed to select.</i>
3	RESET	Set when Reset signaling is present on the bus. <i>Note: This bit is read/write from the CPU in host mode but read-only in peripheral mode.</i>
2	RESUME	Set by the CPU to generate resume signaling when the function is in Suspend mode. The CPU clears this bit after 10ms (max. 15ms) to end resume signaling. In host mode, this bit is also automatically set when resume signaling from the target is detected while the USB2.0 controller is suspended.
1	SUSPENDMODE	In host mode, this bit is set by the CPU to enter suspend mode. In peripheral mode, this bit is set on entry into suspend mode. It is cleared when the CPU reads the interrupt register or sets up the Resume bit above.
0	ENABLESUSPENDM	Set by the CPU to enable the SUSPENDM output

11200002 INTRTX Tx Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															EP1_TX	EP0
Type															W1C	W1C
Reset															0	0

Bit(s)	Name	Description
1	EP1_TX	T1 Endpoint N interrupt event
0	EP0	Endpoint0 interrupt event

11200004 INTRRX Rx Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															EP1_RX	
Type															W1C	
Reset															0	

Bit(s)	Name	Description
1	EP1_RX	

11200006 INTRTXE Tx Interrupt Enable Register 00000003

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															EP1_TXE	EPO_E
Type															RW	RW
Reset															1	1

Bit(s)	Name	Description
1	EP1_TXE	1'b0: Disable TX Endpoint N interrupt event 1'b1: Enable TX Endpoint N interrupt event
0	EPO_E	1'b0: Disable TX Endpoint N interrupt event 1'b1: Enable TX Endpoint N interrupt event

11200008 INTRRXE Rx Interrupt Enable Register 00000002

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															EP1_RXE	
Type															RW	
Reset															1	

Bit(s)	Name	Description
1	EP1_RXE	1'b0: Disable RX Endpoint N interrupt event 1'b1: Enable RX Endpoint N interrupt event

1120000A INTRUSB Common USB Interrupt Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									VBUS_ERROR	SESS_REQ	DISCON	CONN	SOF	RESET_BALE	RESUME	SUSPEND
Type									W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	VBUSERROR	Set when VBus drops below the VBus Valid threshold during a session. Only valid when USB2.0 controller is 'A' device.
6	SESSREQ	Set when session request signaling has been detected. Only valid when USB2.0 controller is 'A' device.
5	DISCON	Set In host mode when a device disconnect is detected. Set In peripheral mode when a session ends. Valid at all transaction speeds.
4	CONN	Set when a device connection is detected. Only valid in host mode. Valid at all transaction speeds.
3	SOF	Set when a new frame starts.
2	RESET_BABLE	Set In peripheral mode when Reset signaling is detected on the bus. Set In host mode when babble is detected. <i>Note: Only active after the first SOF has been sent.</i>
1	RESUME	Set when resume signaling is detected on the bus while the USB2.0 controller is in Suspend mode.
0	SUSPEND	Set when suspend signaling is detected on the bus. Only valid In peripheral mode.

1120000B INTRUSBE **Common USB Interrupt Enable Register** **00000006**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									VBUS ERRO R_E	SESS REQ _E	DISC ON_E	CONN _E	SOF _E	RESE T_BA BLE _E	RESE UM_E	SUSP END _E
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	1	1	0

Bit(s)	Name	Description
7	VBUSERROR_E	Enables VBusError interrupt
6	SESSREQ_E	Enables SessReq interrupt
5	DISCON_E	Enables Discon interrupt
4	CONN_E	Enables Conn interrupt
3	SOF_E	Enables SOF interrupt
2	RESET_BABLE_E	Enables Reset/Babble interrupt
1	RESEUM_E	Enables Resume interrupt
0	SUSPEND_E	Enables Suspend interrupt

1120000C FRAME **Frame Number Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FRAME_NUMBER															
Type	RU															

Reset						0	0	0	0	0	0	0	0	0	0	0	0
-------	--	--	--	--	--	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
10:0 FRAME_NUMBER	Frame is a 11-bit read-only register that holds the last received frame number.

1120000E INDEX **Endpoint Selection Index Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													SELECTED_ENDPOINT			
Type													RW			
Reset													0	0	0	0

Bit(s) Name	Description
3:0 SELECTED_ENDPOINT	<p>Each TX endpoint and each RX endpoint has its own set of control/status registers located between USB+100h - USB+1FFh.</p> <p>In addition, one set of TX control/status and one set of RX control/status registers appear at USB+010h - USB+01Fh. Index is a 4-bit register that determines which endpoint control/status registers are accessed. Before accessing an endpoint's control/status registers at USB+010h - USB+01Fh, the endpoint number should be written to the Index register to ensure that the correct control/status registers appear in the memory map.</p>

1120000F TESTMODE **Test Mode Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									FORC E_HO ST	FIFO _ACC ESS	FORC E_FS	FORC E_HS	TEST _PAC KET	TEST _K	TEST _J	TEST _SE NAK
Type									RW	Ao	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7 FORCE_HOST	<p>The CPU sets up this bit to instruct the core to enter Host mode when the Session bit is set, regardless of whether it is connected to any peripheral.</p> <p>The state of the CID input, HostDisconnect and LineState signals are ignored. The core will then remain In host mode until the Session bit is cleared, even if a device is disconnected, and if the Force_Host bit remains set, will re-enter Host mode the next time the Session bit is set. While in this mode, the status of the HOSTDISCON signal from the PHY may be read from bit 7 of the</p>

Bit(s)	Name	Description
		ACTLR0.DevCtl register. The operating speed is determined from the Force_HS and Force_FS bits as follows. USB2.0 IP only
		Force_HS Force_FS Operating Speed
		0 0 Low Speed
		0 1 Full Speed
		1 0 High Speed
		1 1 Undefined
6	FIFO_ACCESS	The CPU sets up this bit to transfer the packet in the Endpoint 0 TX FIFO to the Endpoint 0 RX FIFO It is cleared automatically. USB2.0 IP only.
5	FORCE_FS	The CPU sets up this bit either in conjunction with bit 7 above or to force the USB2.0 controller into full speed mode when it receives a USB reset
4	FORCE_HS	The CPU sets up this bit either in conjunction with bit 7 above or to force the USB2.0 controller into high-speed mode when it receives a USB reset.
3	TEST_PACKET	USB2.0 IP only. (HS_MODE) The CPU sets up this bit to enter the Test_Packet test mode. In this mode, the USB2.0 controller repetitively transmits on the bus a 53-byte test packet, the form of which is defined in the Universal Serial Bus Specification Revision 2.0, Section 7.1.20. <i>Note: The test packet has a fixed format and must be loaded into the Endpoint 0 FIFO before the test mode is entered. USB2.0 IP only.</i>
2	TEST_K	(HS_MODE) The CPU sets up this bit to enter the Test_K test mode. In this mode, the USB2.0 controller transmits a continuous K on the bus. USB2.0 IP only.
1	TEST_J	(HS_MODE) The CPU sets up this bit to enter the Test_J test mode. In this mode, the USB2.0 controller transmits a continuous J on the bus. USB2.0 IP only.
0	TEST_SEo_NAK	(HS_MODE) The CPU sets up this bit to enter the Test_SEo_NAK test mode. In this mode, the USB2.0 controller remains in high-speed mode but responds to any valid IN token with a NAK. USB2.0 IP only.

11200010 TXMAP TXMAP Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M_1		MAXIMUM_PAYLOAD_TRANSACTION										
Type				RW		RW										
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:11	M_1	Maximum payload size for indexed TX endpoint, M-1 Packet multiplier m maximum payload transaction register
10:0	MAXIMUM_PAYLOAD_TRANSACTION	The TxMaxP register defines the maximum amount of data that can be transferred through the selected TX endpoint in asingle operation. There is a TxMaxP register for each TX endpoint (except for

Bit(s) Name	Description
	<p>Endpoint 0). Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high-speed operations. Where the option of High-bandwidth Isochronous endpoints or of packet splitting on Bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of Bulk endpoints with the packet splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)</p> <p>Note: The data packet is required to be an exact multiple of the payload specified by bits 10:0, which is itself required to be either 8, 16, 32, 64 or (in the case of high-speed transfers) 512 bytes. For isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit 11 or bit 12 is non-0, the USB2.0 controller will automatically split any data packet written to the FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be transmitted in each microframe. (For Isochronous/Interrupt transfers in Full-speed mod, bits 11 and 12 are ignored.) The value written to bits 10:0 (multiplied by m in the case of high-bandwidth Isochronous transfers) must match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch can cause unexpected results. The total amount of data represented by the value written to this register (specified payload * m) must not exceed the FIFO size for the TX endpoint and should not exceed half the FIFO size if double-buffering is required. If this register is changed after packets have been sent from the endpoint, the TX endpoint FIFO should be completely flushed (using the FlushFIFO bit in TxCSR) after writing the new value to this register.</p>

11200012 TXCSR_PERI TX CSR Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTO SET	ISO		DMAR EQEN	FRCD ATAT OG	DMAR EQMO DE		SETT XPKT RDY_TWICE	INCO MPTX	CLRD ATAT OG	SENT STAL L	SEND STAL L	FLUS HFIF O	UNDE RRUN	FIFO NOTE MPTY	TXPK TRDY

Type	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	A0	A1	RU	A0
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	AUTOSET	If The CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into the TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
14	ISO	The CPU sets up this bit to enable the TX endpoint for isochronous transfers and clears it to enable the TX endpoint for bulk or interrupt transfers. <i>Note: This bit only has any effect In peripheral mode. In host mode, it always returns to 0.</i>
12	DMAREQEN	The CPU sets up this bit to enable the DMA request for the TX endpoint.
11	FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt TX endpoints that are used to communicate rate feedback for isochronous endpoints.
10	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. <i>Note: This bit must not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.</i>
8	SETTXPKTRDY_TWICE	Indicates TxPktRdy had been set when it is 1'b1 already Write 0 to clear it.
7	INCOMPTX	When the endpoint is used for high-bandwidth isochronous/interrupt transfers, this bit is set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. <i>Note: In anything other than a high-bandwidth transfer, this bit will always return to 0. Write 0 to clear it.</i>
6	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5	SENTSTALL	This bit is set when a STALL handshake is transmitted. The FIFO is flushed, TX interrupt is generated if enabled and the TxPktRdy bit is cleared. Cleared by CPU. Write 0 to clear it.
4	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition. <i>Note: This bit has no effect where the endpoint is used for isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt being generated before clearing the SENDSTALL bit.</i>
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet that is currently being loaded into the FIFO. <i>Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.</i>
2	UNDERRUN	The USB sets up this bit if an IN token is received when the TxPktRdy bit not set. Cleared by CPU. Write 0 to clear it.
1	FIFONOTEMPTY	The USB sets up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by

Bit(s)	Name	Description
0	TXPKTRDY	<p>CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.</p> <p>The CPU sets up this bit after loading a data packet into FIFO.</p> <p>It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.</p>

11200012 TXCSR_HOST TX CSR Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTOSET			DMAREQEN	FRCDATATOG	DMAREQMODE		SETTXPKTRDY_TWICE	NAKTIMEOUT_INCOMPTX	CLRDATAOG	RXSTALL		FLUSHFIFO	ERROR	FIFONEMPTY	TXPKTRDY
Type	RW			RW	RW	RW		A1	A1	A0	A1		A0	A1	RU	A0
Reset	0			0	0	0		0	0	0	0		0	0	0	0

Bit(s)	Name	Description
15	AUTOSET	<p>If The CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into the TxFIFO.</p> <p>If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.</p>
12	DMAREQEN	<p>The CPU sets up this bit to enable the DMA request for the TX endpoint.</p>
11	FRCDATATOG	<p>The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received.</p> <p>This can be used by Interrupt TX endpoints that are used to communicate rate feedback for isochronous endpoints.</p>
10	DMAREQMODE	<p>The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0.</p> <p>Note: This bit must not be cleared either before or in the same cycle as the DMAREqEn bit is cleared.</p>
8	SETTXPKTRDY_TWICE	<p>Indicates TxPktRdy had been set when it is 1'b1 already.</p> <p>Write 0 to clear it.</p>
7	NAKTIMEOUT_INCOMPTX	<p>Bulk endpoints only: This bit will be set when the TX endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK Limit by the TxInterval register.</p> <p>The CPU clears this bit to allow the endpoint to continue. Write 0 to clear it.</p>
6	CLRDATAOG	<p>The CPU writes 1 to this bit to reset the endpoint data toggle to 0.</p>
5	RXSTALL	<p>This bit is set when a STALL handshake is received.</p> <p>When this bit is set, any DMA request that is in progress is topped, the FIFO is completely flushed, TX interrupt is generated if enabled and the TxPktRdy bit is cleared. Cleared by CPU. Write 0 to clear it.</p>

Bit(s)	Name	Description
3	FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet that is currently being loaded into the FIFO. <i>Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.</i>
2	ERROR	The USB sets up this bit when 3 attempts have been made to send a packet and no handshake packet has been received. When the bit is set, an interrupt will be generated, TxPktRdy cleared and FIFO completely flushed. Cleared by CPU. Valid only when the endpoint is operating in Bulk or Interrupt mode. Write 0 to clear it.
1	FIFONOTEMPTY	The USB sets up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.
0	TXPKTRDY	The CPU sets up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.

11200014 RXMAP **RXMAP Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M_1			MAXIMUM_PAYLOAD_TRANSACTION									
Type				RW			RW									
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:11	M_1	Maximum payload size for indexed RX endpoint , M-1 Packet multiplier m
10:0	MAXIMUM_PAYLOAD_TRANSACTION	The RxMaxP register defines the maximum amount of data that can be transferred through the selected RX endpoint in a single operation. There is a RxMaxP register for each RX endpoint (except for Endpoint 0). Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations. Where the option of High-bandwidth Isochronous endpoints or of combining Bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits

Bit(s) Name	Description
	<p>that define a multiplier m which is equal to one more than the value recorded.</p> <p>For Bulk endpoints with the packet combining option enabled, the multiplier m can be up to 32 and defines the number of USB packets of the specified payload which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, bit15-bit13 is not implemented and bit12-bit11 (if included) is ignored.) for isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit 11 or bit 12 is non-0, the USB2.0 controller will automatically combine the separate USB packets received in any microframe into a single packet within the RX FIFO. The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be received in each microframe. (For Isochronous/Interrupt transfers in full-speed mode or if High-bandwidth is not enabled, bits 11 and 12 are ignored.) The value written to bits 10:0 (multiplied by m in the case of high-bandwidth Isochronous transfers) must match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint . A mismatch can cause unexpected results.</p> <p>The total amount of data represented by the value written to this register (specified payload * m) must not exceed the FIFO size for the OUT endpoint and should not exceed half the FIFO size if double-buffering is required.</p>

11200016 RXCSR PERI RX CSR Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTOCLEAR	ISO	DMAREQEN	DISNYETPIDERR	DMAREQMODE		KEEPERRSATUS	INCOMPRX	CLRDTATOG	SENTSTAL	SENDSTAL	FLUSHFIFO	DATAERR	OVERRUN	FIFOFULL	RXPkTRDY
Type	RW	RW	RW	RW	RW		RW	A1	A0	A1	RW	A0	RU	A1	RU	A1
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15 AUTOCLEAR	<p>If CPU sets up this bit then the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from the RxFIFO.</p> <p>When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually.</p> <p>Note: The maximum packet size -3, -2, -1 is handled like the maximum packet size which is auto cleared by HW.</p>
14 ISO	<p>The CPU sets up this bit to enable the RX endpoint for isochronous transfers and clears it to enable the RX endpoint for bulk/interrupt transfers.</p>
13 DMAREQEN	<p>The CPU sets up this bit to enable the DMA request for the RX endpoint.</p>

Bit(s)	Name	Description
12	DISNYET_PIDERR	The CPU sets up this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets are ACK'd including at the point at which the RxFIFO becomes full. <i>Note: This bit only takes effect in high-speed mode in which it should be set for all interrupt endpoints.</i> This bit is set when there is a PID error in the received packet. It is cleared when RxPktRdy is cleared or write 0 to clear it.
11	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. DMA Request Mode 1: RX endpoint interrupt is generated only when DMA Request Mode 1 and received a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet. DMA Request Mode 0: No RX endpoint interrupt. RxDMAReq is generated when RxPktRdy is set.
9	KEEPERRSTATUS	Used when endpoint works with USBQ and in isochronous mode When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.
8	INCOMPRX	This bit will be set in an isochronous transfer if the packet in RxFIFO is incomplete because part of the data are not received. When KeepErrorStatus = 0, it is cleared when RxPktRdy is cleared or write 0 to clear it. <i>Note: In anything other than an Isochronous transfer, this bit will always return to 0. Write 0 to clear it.</i>
7	CLRDTATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit is set when a STALL handshake is transmitted. Cleared by CPU. An interrupt will be generated when the bit is set. Write 0 to clear it.
5	SENDSTALL	The CPU writes 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition. <i>Note: This bit has no effect where the endpoint is used for ISO transfers.</i>
4	FLUSHFIFO	The CPU writes 1 to this bit to flush the next packet to be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared. <i>Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear RxFIFO.</i>
3	DATAERR	This bit is set when RxPktRdy is set if the data packet has a CRC or bit-stuff error. It is cleared when RxPktRdy is cleared. <i>Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns to 0.</i>
2	OVERRUN	This bit is set if an OUT packet cannot be loaded into the RxFIFO. Cleared by CPU (write 0 to clear it). <i>Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns to 0. The new incoming packet will not be written to RxFIFO. Write 0 to clear it.</i>
1	FIFOFULL	Set when no more packets can be loaded into RxFIFO.
0	RXPKTRDY	Set when a data packet has been received (to RxFIFO) The CPU clears this bit when the packet has been unloaded from the RxFIFO. An interrupt will be generated when the bit is set. Write 0 to clear it.

11200016 RXCSR_HOST RX CSR Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTO CLEAR	AUTO REQ	DMAR EQEN AB	PIDE RROR	DMAR EQMO DE	SETR EQPK T_TW ICE	KEEP ERRS TATS	INCO MPRX	CLRD ATAT OG	RXST ALL	REQP KT	FLUS HFIF O	DATA ERR_ NAKT IMEO UT	ERRO R	FIFO FULL	RXPk RDY
Type	RW	RW	RW	RU	RW	A1	RW	A1	A0	A1	RW	A0	A1	A1	RU	A1
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	AUTOCLEAR	If CPU sets up this bit then the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from the RxFIFO. When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually. <i>Note: The maximum packet size -3, -2, -1 is handled like the maximum packet size which is auto cleared by HW.</i>
14	AUTOREQ	If CPU sets up this bit, the ReqPkt bit will be automatically set when the RxPktRdy bit is cleared. <i>Note: This bit is automatically cleared when a short packet is received.</i>
13	DMAREQENAB	The CPU sets up this bit to enable the DMA request for the RX endpoint.
12	PIDERROR	ISO transactions only: The core sets up this bit to indicate a PID error in the received packet. Bulk/Interrupt transactions: The setting of this bit is ignored. Write 0 to clear it. <i>Note: This register is read only in ISO mode but reserved for read/write access in other modes.</i>
11	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. DMA Request Mode 1: RX endpoint interrupt is generated only when DMA Request Mode 1 and received a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet. DMA Request Mode 0: No RX endpoint interrupt. RxDMAReq is generated when RxPktRdy is set.
10	SETREQPKT_TWICE	Indicates the ReqPkt had been set when it is 1 already Write 0 to clear it.
9	KEEPERRSTATUS	Used when endpoint works with USBQ and in isochronous mode When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.
8	INCOMPRX	This bit will be set in an isochronous transfer if the packet in RxFIFO is incomplete because part of the data are not received. When KeepErrorStatus = 0, it is cleared when RxPktRdy is cleared or write 0 to clear it. <i>Note: In anything other than an isochronous transfer, this bit will always return to 0.</i>
7	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	RXSTALL	When a STALL handshake is received, this bit will be set and an interrupt generated.

Bit(s)	Name	Description
5	REQPKT	Cleared by CPU. Write 0 to clear it. The CPU writes 1 to this bit to request an IN transaction.
4	FLUSHFIFO	Cleared when RxPktRdy is set. The CPU writes 1 to this bit to flush the next packet to be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared. <i>Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear RxFIFO.</i>
3	DATAERR_NAKTIMEOUT	In bulk mode, this bit will be set when the RX endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK Limit by the RxInterval register. The CPU clears this bit to allow endpoint to continue. Write 0 to clear it.
2	ERROR	When operating in ISO mode, this bit is set when RxPktRdy is set if the data packet has a CRC or bit-stuff error and cleared when RxPktRdy is cleared. The USB sets up this bit when 3 attempts have been made to receive a packet and no data packet has been received. Cleared by CPU. An interrupt will be generated when the bit is set. <i>Note: This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. Write 0 to clear it.</i>
1	FIFOFULL	In ISO mode, it always returns to 0. Set when no more packets can be loaded into RxFIFO.
0	RXPkTRDY	Set when a data packet has been received (to RxFIFO). The CPU clears this bit when the packet has been unloaded from the RxFIFO. An interrupt will be generated when the bit is set. Write 0 to clear it.

11200018 RXCOUNT **RX Count Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RXCOUNT													
Type			RU													
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	RXCOUNT	14-bit read-only register that holds the number of received data bytes in the packet in RxFIFO <i>Note: The value returned changes as the FIFO is unloaded and is Only valid when RxPktRdy (RxCSR.Do) is set.</i>

1120001A TXXTYPE **TxType Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_SPEED		TX_PROTOCOL		TX_TARGET_EP_NUMBER			
Type									RW		RW		RW			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:6	TX_SPEED	Operating speed of target device when core is configured with multipoint option When the core is not configured with the multipoint option, these bits should not be accessed. 2'b00: Unused 2'b01: High 2'b10: Full 2'b11: Low
5:4	TX_PROTOCOL	The CPU sets up this to select the required protocol for TX endpoint. 2'b00: Illegal 2'b01: Isochronous 2'b10: Bulk 2'b11: Interrupt
3:0	TX_TARGET_EP_NUMBER	The CPU sets this value to the endpoint number contained in the TX endpoint descriptor returned to the USB2.0 Controller during device enumeration.

1120001B TXINTERVAL TxInterval Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_POLLING_INTERVAL_NAK_LIMIT_M							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	TX_POLLING_INTERVAL_NAK_LIMIT_M	(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently-selected TX endpoint. For Bulk endpoints, this register sets the number of frames/microframes after which the endpoint should timeout on receiving a stream of NAK responses. There is a TxInterval register for each configured TX endpoint (except for Endpoint 0). In each case the value that is set defines a number of frames/microframes (High Speed transfers), as follows: Transfer Type Speed Valid values (m) Interpretation Interrupt Low Speed or Full Speed 1-255 Polling interval is m frames. Interrupt High Speed 1-16 Polling interval is 2^(m-1) microframes

Bit(s) Name	Description
	Isochronous Full Speed or High Speed 1-16 Polling interval is $2^{(m-1)}$ frames/microframes Bulk Full Speed or High Speed 2-16 NAK Limit is $2^{(m-1)}$ frames/microframes. <i>Note: Value 0 or 1 disables the NAK timeout function.</i>

1120001C RXTYPE RxType Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXSPEED		RX_PROTOCOL OL		RX_TARGET_EP_NUMB ER			
Type									RW		RW		RW			
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:6 RXSPEED	Operating speed of target device when core is configured with multipoint option When the core is not configured with the multipoint option, these bits should not be accessed. 2'bo0: Unused 2'b01: High 2'b10: Full 2'b11: Low
5:4 RX_PROTOCOL	The CPU sets up this to select the required protocol for TX endpoint. 2'bo0: Illegal 2'b01: Isochronous 2'b10: Bulk 2'b11: Interrupt
3:0 RX_TARGET_EP_NUMBER	The CPU sets this value to the endpoint number contained in the TX endpoint descriptor returned to the USB2.0 Controller during device enumeration.

1120001D RXINTERVAL RxInterval Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RX_POLLING_INTERVAL_NAK_LIMIT_M							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 RX_POLLING_INTERVAL_NAK_LIMIT_M	RxInterval Register RxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently-selected

Bit(s) Name	Description
	<p>RX endpoint. For Bulk endpoints, this register sets the number of frames/microframes after which the endpoint should timeout on receiving a stream of NAK responses. There is a RxInterval register for each configured RX endpoint (except for Endpoint 0). RX POLLING INTERVAL/NAK LIMIT (M), (Host mode only) In each case the value that is set defines a number of frames/microframes (High Speed transfers), as follows: Transfer Type Speed Valid values (m) Interpretation Interrupt Low Speed or Full Speed 1 - 255 Polling interval is m frames. High Speed 1 - 16 Polling interval is 2(m-1) microframes Isochronous Full Speed or High Speed 1 - 16 Polling interval is 2(m-1) frames/microframes Bulk Full Speed or High Speed 2 - 16 NAK Limit is 2(m-1) frames/microframes. <i>Note: Value 0 or 1 disables the NAK timeout function.</i></p>

1120001F FIFOSIZE **Configured FIFO Size Register** **000000AA**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXFIFOSIZE				TXFIFOSIZE			
Type									DC				DC			
Reset									1	0	1	0	1	0	1	0

Bit(s) Name	Description
7:4 RXFIFOSIZE	Indicates RxFIFO size of 2ⁿ bytes Example: Value 10 means 2 ¹⁰ = 1024 bytes.
3:0 TXFIFOSIZE	Indicates TxFIFO size of 2ⁿ bytes Example: Value 10 means 2 ¹⁰ = 1024 bytes.

11200020 FIFOo **USB Endpoint 0 FIFO Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FIFO_DATA															
Type	OTHER															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO_DATA															
Type	OTHER															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 FIFO_DATA	The Endpoint FIFO Registers provides 16 addresses for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into the TxFIFO for the corresponding endpoint. Reading from these addresses unloads

Bit(s) Name	Description
	<p>data from the RxFIFO for the corresponding endpoint.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed is contiguous. However, all the transfers associated with one packet must be of the same width so that the data is consistently byte-, word- or double-word-aligned. The last transfer may however contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer. For DC/DTV projects, refer to the RISC_SIZE register to complete FIFO access. 2. Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering. However, burst writing of multiple packets is not supported as flags need to be set after each packet is written. 3. Following a STALL response or a Tx Strike Out error on Endpoint, the associated FIFO is completely flushed. <p>(vi) Programmers don't use debug tools to monitor or read the FIFO region. The FIFO pointer will increase and cause unexpected error in MAC state machine.</p>

11200024 FIFO1		USB Endpoint 1 FIFO Register												00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FIFO_DATA															
Type	OTHER															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIFO_DATA															
Type	OTHER															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 FIFO_DATA	<p>The Endpoint FIFO Registers provides 16 addresses for CPU access to the FIFOs for each endpoint.</p> <p>Writing to these addresses loads data into the TxFIFO for the corresponding endpoint. Reading from these addresses unloads data from the RxFIFO for the corresponding endpoint.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed is contiguous. However, all the transfers associated with one packet must be of the same width so that the data is consistently byte-, word- or double-word-aligned. The last transfer may however contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer. For DC/DTV projects, refer to the RISC_SIZE register to complete FIFO access. 2. Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering. However, burst writing of multiple packets is not supported as flags need to be set after each packet is written. 3. Following a STALL response or a Tx Strike Out error on Endpoint, the associated FIFO is completely flushed. <p>(vi) Programmers don't use debug tools to monitor or read the FIFO region. The FIFO pointer will increase and cause unexpected error in MAC state machine.</p>

11200060 DEVCTL Device Control Register 00000080

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									B_DE VICE	FSDE V	LSDE V	VBUS		HOST MODE	HOST REQ	SESS ION
Type									RU	RU	RU	RU		RU	OTHER	OTHER
Reset									1	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	B_DEVICE	<p>This read-only bit indicates whether the USB2.0 controller is operating as the 'A' device or the 'B' device.</p> <p>Only valid when a session is in progress.</p> <p><i>Note: If the core is in Force_Host mode, this bit will indicate the state of the HOSTDISCON input signal from the PHY.</i></p> <p>1'bo: 'A' device 1'b1: 'B' device</p>
6	FSDEV	<p>This read-only bit is set when a full-speed or high-speed device has been detected being connected to the port.</p> <p>(High-speed devices are distinguished from full-speed by checking for high-speed chirps when the device is reset.) Only valid in host mode.</p>
5	LSDEV	<p>This read-only bit is set when a low-speed device has been detected being connected to the port. Only valid in host mode.</p>
4:3	VBUS	<p>These read-only bits encode the current VBUS level; only available with OTG function equipped; else the register value will be undefined.</p> <p>2'b00: Below SessionEnd 2'b01: Above SessionEnd, below AValid 2'b10: Above AValid, below VBusValid 2'b11: About VBusValid</p>
2	HOSTMODE	<p>This read-only bit is set when the USB2.0 controller is acting as a host.</p>
1	HOSTREQ	<p>When set, the USB2.0 controller will initiate the Host Negotiation when Suspend mode is entered.</p> <p>Cleared when Host Negotiation is completed ('B' device only).</p>
0	SESSION	<p>When operating as an 'A' device, this bit is set or cleared by the CPU to start or end a session.</p> <p>When operating as a 'B' device, this bit is set/cleared by the USB2.0 controller when a session starts/ends. It is also set by the CPU to initiate the Session Request Protocol. When the USB2.0 controller is in Suspend mode, the bit may be cleared by the CPU to perform a software disconnect.</p> <p><i>Note: Clearing this bit when the core is not suspended will result in undefined behavior.</i></p>

11200061 PWRUPCNT Power Up Counter Register 0000000F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																	PWRUPCNT			
Type																	RW			
Reset																	1	1	1	1

Bit(s)	Name	Description
3:0	PWRUPCNT	Power-up counter limit. The power-up counter is used to count the K state duration during suspend and when it is timed out, the resume interrupt will be issued. The register should be configured according to AHB clock speed.

11200062 TXFIFOSZ TX FIFO Size Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												TXDP B	TXSZ			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	TXDPB	Defines whether double-packet buffering supported for TxFIFO 0: Support only single-packet buffering 1: Support double-packet buffering
3:0	TXSZ	Maximum packet size to be allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission) If TxDPB = 0, the FIFO will also be this size; if TxDPB = 1, the FIFO will be twice this size. TxSZ[3:0] Packet size (bytes) 4'b0000: 8 4'b0001: 16 4'b0010: 32 4'b0011: 64 4'b0100: 128 4'b0101: 256 4'b0110: 512 4'b0111: 1024 4'b1000: 2048 (single-packet buffering only) 4'b1001: 4096 (single-packet buffering only) Others: No support

11200063 RXFIFOSZ RX FIFO Size Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																			RXDP B	RXSZ				
Type																			RW	RW				
Reset																			0	0	0	0	0	0

Bit(s)	Name	Description
4	RXDPB	Defines whether double-packet buffering supported for TxFIFO 0: Support only single-packet buffering 1: Support double-packet buffering
3:0	RXSZ	Maximum packet size to be allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission) If TxDPB = 0, the FIFO will also be this size; if TxDPB = 1, the FIFO will be twice this size RxSZ[3:0] Packet Size (bytes) 4'b0000: 8 4'b0001: 16 4'b0010: 32 4'b0011: 64 4'b0100: 128 4'b0101: 256 4'b0110: 512 4'b0111: 1024 4'b1000: 2048 (single-packet buffering only) 4'b1001: 4096 (single-packet buffering only) Others: No support

11200064 TXFIFOADD TX FIFO Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXFIFOADD															
Type	RW															
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:0	TXFIFOADD	TxFIFOadd is a 13-bit register which controls the start address of the selected TX endpoint FIFO. TxFIFOadd[12:0] Start address 13'h0000: 0000 13'h0001: 0008 13'h0002: 0010 13'h1FFF: FFF8

11200066 RXFIFOADD RX FIFO Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DataErrIntrEn	OverRUNIntrEn		RXFIFOADD												
Type	RW	RW		RW												
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	DataErrIntrEn	Enables data error interrupt <i>Note: This bit is only valid when the endpoint is operating in ISO mode.</i>
14	OverRUNIntrEn	Enables over run interrupt <i>Note: this bit is only valid when the endpoint is operating in ISO mode.</i>
12:0	RXFIFOADD	RxFifoAdd is a 13-bit register which controls the start address of the selected RX endpoint FIFO. RxFifoAdd[12:0] Start address 13'h0000: 0000 13'h0001: 0008 13'h0002: 0010 13'h1FFF: FFF8

1120006C HWCAPS Hardware Capability Register 00006503

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	QMU_SUPPORT	HUB_SUPPORT	USB2_0_SUPPORT	USB1_1_SUPPORT	MSTR_WRAP_INTFX	SLAVE_WRAP_INTFX					USB_VERSION_CODE					
Type	RO	RO	RO	RO	DC	DC					RO					
Reset	0	1	1	0	0	1	0	1			0	0	0	0	1	1

Bit(s)	Name	Description
15	QMU_SUPPORT	Supports QMU feature
14	HUB_SUPPORT	Supports HUB feature
13	USB2_0_SUPPORT	Supports USB2.0 feature
12	USB1_1_SUPPORT	Supports USB1.1 feature
11:10	MSTR_WRAP_INTFX	Configures AHB master interface 2'b00: Mentor AHB master interface 2'b01: Asynchronous AHB master interface 2'b10: Asynchronous AXI master interface 2'b11: Asynchronous DX DRAM master interface
9:8	SLAVE_WRAP_INTFX	Configures AHB slave interface 2'b00: Mentor AHB slave interface 2'b01: Asynchronous AHB master interface 2'b10: Asynchronous AXI master interface 2'b11: Asynchronous DX CPU slave interface
5:0	USB_VERSION_CODE	USB hardware version code

1120006E HWSVERS **Version Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									USB_SUB_VERSION_CODE							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 USB_SUB_VERSION_CODE	USB software version code

11200070 BUSPERF1 **USB Bus Performance Register 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CLRD MARE QEAR LY_E N	SOFT DEB OUNC E	ISO ERR CNT EN	ISO RTY DIS		PREA MBLE DEL AY_E N	HOST_WAIT_EP0									
Type	RW	RW	RW	RW		RW	RW									
Reset	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15 CLRDMAREQEARLY_EN	If CLRDMAREQEARLY_EN = 1, DMAReq will be cleared when 8 bytes of data remain in FIFO for Rx, or TXMAXP-8 bytes will be loaded in FIFO for TX. If CLRDMAREQEARLY_EN = 0, DMAReq will only be cleared when RX FIFO is read empty or TXMAXP loaded to TX FIFO.
14 SOFT_DEBOUNCE	If soft_debounce=0, the debounce will be implemented by HW, i.e. 120ms will be the same as before. If soft_debounce=1, after DP/DM is stable for 1ms, connection interrupt will be generated, and SW will determine how long the delay is for debounce. This bit only affects the debounce behavior when the cable starts connection but does not affect in HNP when the cable is connected.
13 ISO_ERR_CNT_EN	Musbhdcrc has different behavior with USB spec in HUB ISO mode. When this bit is set, the Strike out mechanism of re-try failed will be engaged and complete the transaction.
12 ISO_RTY_DIS	Musbhdcrc has different behavior with USB spec in HUB ISO mode. This bit disables the retry of CSplit @ SOF.
10 PREAMBLE_DELAY_EN	Host mode only and downstream port connect to hub. This bit enables the function of host delay to issue a preamble +ack packet after receiving data from LS device about 3 LS bit time.
9:0 HOST_WAIT_EP0	Host waiting time of Endpoint0

Bit(s)	Name	Description
		The written value defines the minimum cycles for controller to issue the next IN/OUT/PING token during idle state. 0: No wait. >0: In idle state, the controller must wait for at least exact cycles which are written before it issues the next IN/OUT/PING token. The cycle unit is as USB system clock cycle.

11200072 BUSPERF2 **USB Bus Performance Register** **0000C000**
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HSR_ISOCHK_DIS	HST_ISOCHK_DIS	HOST_WAIT_EPX													
Type	RW	RW	RW													
Reset	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	HSR_ISOCHK_DIS	Disables ISO Rx 0-packet in host mode Optional disable selection for ISO Rx 0 packet
14	HST_ISOCHK_DIS	Disables ISO Tx 0-packet in host mode Optional disable selection for ISO Tx 0 packet
13:0	HOST_WAIT_EPX	Host Waiting Time of all Endpoints except Endpoint 0 The written value defines the minimum cycles for controller to issue the next IN/OUT/PING token during idle state. 0: No wait. >0: In idle state, the controller must wait for at least exact cycles which are written before it issues the next IN/OUT/PING token. The cycle unit is as USB system clock cycle.

11200074 BUSPERF3 **USB Bus Performance Register** **00000A48**
3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					VBUS_ERR_MODE		FLUSH_FIFON		NOISE_STILL_SOF	BAB_CLEAR_EN			UNDO_SRP_FIX	OTG_DEGLITCH_DISABLE	EP_SWRST	DISUSBRESET
Type					RW		RW		RW	RW			RW	RW	Ao	RW
Reset					1		1		0	1			1	0	0	0

Bit(s)	Name	Description
11	VBUSERR_MODE	Controls whether VBUS error will reset USB controller or only set up the VBUS error bit

Bit(s)	Name	Description
9	FLUSH_FIFO_EN	<p>1'bo: Set INTRUSB.bit[7] VBUS error only</p> <p>1'b1: Reset USB controller and set up INTRUSB.bit[7] VBUS error tooDataErr interrupt enable. The DataErr status bit is in RxCSR[3] and should be written 0 to clear. TBD</p> <p>Enables Flush FIFO</p> <p>1'b1: Clear USBPtr0, USBPtr1 of EPx Tx by flush FIFO command.</p> <p>1'bo: USBPtr0, USBPtr1 of EPx Tx cannot be cleared by flush FIFO command.</p>
7	NOISE_STILL_SOF	<p>Force transmitting SOF as babble interrupt</p> <p>Controls babble session</p> <p>1'bo: Babble interrupt will not close session automatically.</p> <p>1'b1: Babble interrupt will close session automatically.</p>
6	BAB_CLR_EN	
3	UNDO_SRPFIX	<p>The CPU sets up this bit to recover to the original circuit of USB2.0 IP about SRP.</p> <p>Set to 1 to disable deglitch circuit of OTG signal group VBUSVALID, AVALID and SESSEND.</p>
2	OTG_DEGLITCH_DISABLE	
1	EP_SWRST	<p>SW can reset the USB MAC setting by setting this bit to 1. EP_SWRST will be cleared by HW automatically.</p> <p>The MAC setting include function address, endpoint interrupt enable/status, endpoint state and EP TX/RX CSR.</p> <p>If DISUSBRESET is 0, USB MAC setting will be reset to unconfigured condition when USB bus reset is detected. SW can set this bit to 1 to disable USB MAC setting Reset by HW when USB bus reset is detected.</p> <p>The HW reset MAC settings include:</p> <ol style="list-style-type: none"> 1. Clear Function address register 2. Clear Index register 3. Flush all endpoint FIFO 4. Clear Control/status register <ol style="list-style-type: none"> a. EPN TX/RXMAXP b. EPN TX/RXCSR c. EPN TX/RXTYPE d. EPN TX/RXInterval e. EPN RXCOUNT f. EPo CSRo g. EPo COUNTo 5. Enable TX/RX endpoint interrupt & Clear TX/RX interrupt status <p><i>Note: EPN TX/RX FIFOSZ/AD are not cleared.</i></p>
0	DISUSBRESET	

11200078 EPINFO				Number of TX and RX Register								00000088				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXENDPOINTS				TXENDPOINTS			
Type									RO				RO			
Reset									1	0	0	0	1	0	0	0

Bit(s)	Name	Description
7:4	RXENDPOINTS	Number of RX endpoints implemented in the design
3:0	TXENDPOINTS	Number of TX endpoints implemented in the design

11200079 RAMINFO
**Width of RAM and Number of
DMA Channel Register**
0000001B

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DMACHANS				RAMBITS			
Type									RO				DC			
Reset									0	0	0	1	1	0	1	1

Bit(s) Name	Description
7:4 DMACHANS	Number of DMA channels implemented in the design
3:0 RAMBITS	Width of the RAM address bus-1

1120007A LINKINFO
Delay to be Applied Register
0000005C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									WTCON				WTID			
Type									RW				RW			
Reset									0	1	0	1	1	1	0	0

Bit(s) Name	Description
7:4 WTCON	Sets up the wait to be applied to allow for the user's connect/disconnect filter in units of 533.3ns. (The default setting corresponds to 2.667us.) The default value will change to be 4'h8 to meet 2.667us.
3:0 WTID	Sets up delay to be applied from IDPULLUP being asserted to IDDIG being considered valid in units of 4.369ms. (The default setting corresponds to 52.43ms.)

1120007B VPLEN
Vbus Pulsing Charge Register
0000003C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									VPLEN									
Type									RW									
Reset									0	0	1	1	1	1	0	0		

Bit(s) Name	Description
7:0 VPLEN	Sets up duration of the VBus pulsing charge in units of 136.5us.

Bit(s) Name	Description
	(The default setting corresponds to 8.19ms.)

1120007C HS_EOF1 **00000080**
Time Buffer Available on HS Transaction Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									HS_EOF1										
Type									RW										
Reset									1	0	0	0	0	0	0	0			

Bit(s) Name	Description
7:0 HS_EOF1	Sets up high-speed transactions the time before EOF to stop beginning new transactions, in units of 133.3ns. The default setting corresponds to 17.07us. USB2.0 IP only.

1120007D FS_EOF1 **00000077**
Time Buffer Available on FS Transaction Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									FS_EOF1										
Type									RW										
Reset									0	1	1	1	0	1	1	1			

Bit(s) Name	Description
7:0 FS_EOF1	Sets up full-speed transactions the time before EOF to stop beginning new transactions, in units of 533.3ns. (The default setting corresponds to 63.46us.) The default value will change to be 8'hBE to meet 63.46us.

1120007E LS_EOF1 **00000072**
Time Buffer Available on LS Transaction Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									LS_EOF1										
Type									RW										
Reset									0	1	1	1	0	0	1	0			

Bit(s)	Name	Description
7:0	LS_EOF1	Sets up Q252low-speed transactions the time before EOF to stop beginning new transactions, in units of 1.067us. (The default setting corresponds to 121.6us.). USB2.0 IP only. The default value will change to be 8'hB6 to meet 121.6us.

1120007F RST_INFO **Reset Information Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									WTFSSSEo				WTCHRP			
Type									RW				RW			
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:4	WTFSSSEo	Signifies the SEo signal duration before issuing the reset signal(for Device only). Duration = 272.8 x WTFSSSEo + 2.5 usec. This register will only be reset when hardware is reset.
3:0	WTCHRP	Sets up delay to be applied from detecting Reset to sending chirp K (for Device only). The duration = 272.8 x WTCHRP + 0.1 usec. This register will only be reset when hardware is reset.

11200080 RXTOG **Rx Data Toggle Set/Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															EP1R XTOG	
Type															OTHER	
Reset															0	

Bit(s)	Name	Description
1	EP1RXTOG	Receive Logical Endpoint n Data Toggle Bit Set/Status When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written is ignored Note: This register is word access. 1'b0: Logical Endpoint n RX data toggle bit = 0 1'b1: Logical Endpoint n RX data toggle bit = 1

11200082 RXTOGEN **Rx Data Toggle Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															EP1RXTOGEN	
Type															RW	
Reset															0	

Bit(s) Name	Description
1 EP1RXTOGEN	<p>Enables Receive Logical Endpoint n Data Toggle Bit If enable bit is set, the endpoint n data toggle can be set. <i>Note: This register is word access.</i> 1'bo: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG</p>

11200084 TXTOG Tx Data Toggle Set/Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															EP1TXTOG	
Type															OTHER	
Reset															0	

Bit(s) Name	Description
1 EP1TXTOG	<p>Transmit Logical Endpoint n Data Toggle Bit Set/Status When read, these bits indicate the current state of the Endpoint n data toggle. If enable bit is high, the bit may be written with the required setting of the data toggle. If enable is low, any value written is ignored <i>Note: This register is word access.</i> 1'bo: Logical Endpoint n TX data toggle bit = 0 1'b1: Logical Endpoint n TX data toggle bit = 1</p>

11200086 TXTOGEN Tx Data Toggle Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															EP1TXTOGEN	
Type															RW	
Reset															0	

Bit(s)	Name	Description
1	EP1TXTOGEN	<p>Enables Receive Logical Endpoint 1 Data Toggle Bit If enable bit is set, the endpoint n data toggle can be set. <i>Note: This register is word access.</i> 1'bo: Forbid RISC writing EP n data toggle status with EP1RXTOG 1'b1: Allow RISC writing EP n data toggle status with EP1RXTOG</p>

112000A0 USB_L1INTS USB Level 1 Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					POWERDWN_INT_STATUS	DRVVBUS_INT_STATUS	IDDIG_INT_STATUS	VBUSVALID_INT_STATUS	DPDM_INT_STATUS	QHIF_INT_STATUS	QINT_STATUS	PSR_INT_STATUS	DMA_INT_STATUS	USBCOM_INT_STATUS	RX_INT_STATUS	TX_INT_STATUS
Type					RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU	RU
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11	POWERDWN_INT_STATUS	<p>Power-down interrupt status When controller is in host suspend mode, VBus is valid, and DP is asserted, this bit will set. When controller is in peripheral mode, Avalid is setting, and DP is asserted, this bit will set. When controller is in idle state, avalid is de-asserted, and linstate is in SEo, this bit will also set.</p>
10	DRVVBUS_INT_STATUS	<p>DRVVBUS interrupt status This bit shows the interrupt trigger status of DRVVBUS. The trigger polarity is determined by DRVVBUS_INT_POL. This interrupt is used in USB OTG charge pump control.</p>
9	IDDIG_INT_STATUS	<p>IDDIG interrupt status This bit shows the interrupt trigger status of IDDIG. The trigger polarity is determined by IDDIG_INT_POL. This interrupt is used in USB OTG attachment.</p>
8	VBUSVALID_INT_STATUS	<p>VBUSVALID interrupt status This bit shows the interrupt trigger status of VBUSVALID. The trigger polarity is determined by VBUSVALID_INT_POL. This interrupt is used in USB attachment to host.</p>
7	DPDM_INT_STATUS	<p>DPDM interrupt status This bit shows the interrupt trigger status of DPDM. The trigger condition is whether DP or DM goes high. This interrupt is used in USB HOST mode to detect device attachment.</p>
6	QHIF_INT_STATUS	<p>USBQ HIF command interrupt status Only valid when WiMAX Q is available.</p>
5	QINT_STATUS	<p>USBQ interrupt status Only valid when USBQ is available.</p>
4	PSR_INT_STATUS	<p>Packet sequence recorder interrupt status</p>
3	DMA_INT_STATUS	<p>DMA interrupt status</p>
2	USBCOM_INT_STATUS	<p>USB common interrupt status</p>
1	RX_INT_STATUS	<p>Endpoint RX interrupt status</p>
0	TX_INT_STATUS	<p>Endpoint TX interrupt status</p>

Bit(s) Name	Description
	1'b1: Unmask interrupt

112000A8 USB_L1INTP **USB Level 1 Interrupt Polarity Register** **00000200**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					POWERDWN_INT_POL	DRVVBUS_INT_POL	IDDIG_INT_POL	VBUSVALID_INT_POL								
Type					RW	RW	RW	RW								
Reset					0	0	1	0								

Bit(s) Name	Description
11 POWERDWN_INT_POL	POWERDWN interrupt polarity 1'bo: Interrupt trigger when POWERDWN is 1. 1'b1: Interrupt trigger when POWERDWN is 0.
10 DRVVBUS_INT_POL	DRVVBUS interrupt polarity 1'bo: Interrupt trigger when DRVVBUS is 1. 1'b1: Interrupt trigger when DRVVBUS is 0.
9 IDDIG_INT_POL	IDDIG interrupt polarity 1'bo: Interrupt trigger when IDDIG is 1. 1'b1: Interrupt trigger when IDDIG is 0.
8 VBUSVALID_INT_POL	VBUSVALID interrupt polarity 1'bo: Interrupt trigger when VBUSVALID is 1. 1'b1: Interrupt trigger when VBUSVALID is 0.

112000AC USB_L1INTC **USB Level 1 Interrupt Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																USB_INT_SYNC
Type																RW
Reset																0

Bit(s) Name	Description
0 USB_INT_SYNC	USB interrupt synchronization 1'bo: USB output interrupt is output directly. 1'b1: USB output interrupt is synchronized by MCU BUS clock registers.

11200102 CSRo PERI EPO Control Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								FLUSHFIFO	SERVICESETUPEDN	SERVICESDRXPKTRDY	SENDSTALL	SETUPEND	DATAEND	SENTSTALL	TXPKTRDY	RXPKTRDY
Type								Ao	Ao	Ao	Ao	RU	Ao	RW	Ao	RU
Reset								0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
8	FLUSHFIFO	<p>The CPU writes 1 to this bit to flush the next packet to be transmitted/read from the Endpoint o FIFO.</p> <p>It is cleared automatically. The FIFO pointer is reset and the TxPktRdy/RxPktRdy bit (below) is cleared. May be set simultaneously with TxPktRdy to abort the packet that is currently being loaded into the FIFO.</p> <p><i>Note: FlushFIFO should only be used when TxPktRdy/RxPktRdy is set. In other cases, it may cause data corruption.</i></p>
7	SERVICESETUPEDN	<p>The CPU writes 1 to this bit to clear the SetupEnd bit.</p> <p>It is cleared automatically.</p>
6	SERVICESDRXPKTRDY	<p>The CPU writes 1 to this bit to clear the RxPktRdy bit.</p> <p>It is cleared automatically.</p>
5	SENDSTALL	<p>The CPU writes 1 to this bit to terminate the current transaction.</p> <p>The STALL handshake will be transmitted and then this bit will be cleared automatically.</p> <p><i>Note: The FIFO should be flushed before SendStall is set.</i></p>
4	SETUPEND	<p>This bit will be set when a control transaction ends before the DataEnd bit has been set.</p> <p>An interrupt will be generated and the FIFO flushed at this time. The bit is cleared by the CPU writing 1 to the ServicedSetupEnd bit.</p>
3	DATAEND	<p>The CPU sets up this bit: When setting TxPktRdy for the last data packet.</p> <p>When clearing RxPktRdy after unloading the last data packet. When setting TxPktRdy for a 0 length data packet. It is cleared automatically.</p>
2	SENTSTALL	<p>This bit is set when a STALL handshake is transmitted. Cleared by CPU.</p> <p>Write 0 to clear it.</p>
1	TXPKTRDY	<p>The CPU sets up this bit after loading a data packet into FIFO.</p> <p>It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled).</p>
0	RXPKTRDY	<p>This bit is set when a data packet has been received.</p> <p>An interrupt is generated when this bit is set. The CPU clears this bit by setting up the ServicedRxPktRdy bit.</p>

11200102 CSRo HOST EPO Control Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					DISP ING			FLUS HFIF O	NAKT IMEO UT	STAT USPK T	REQP KT	ERRO R	SETU PPKT	RXST ALL	TXPK TRDY	RXPK TRDY
Type					RW			A0	A1	RW	RW	A1	A1	A1	A0	A1
Reset					0			0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11	DISPING	The CPU writes 1 to this bit to disable transmitting PING token. This bit can be set together with TXPKTRDY. To clear DISPING function, SW can write 0 after each control transfer is done. The DisPing function will be cleared when the next SETUP transaction is finished or OUT transaction receive handshake token with NAK/NYET/Timeout. Read "1" only in USB11 Configuration.
8	FLUSHFIFO	Token PING is not supported in FS mode. USB2.0 IP for TX only. The CPU writes 1 to this bit to flush the next packet to be transmitted/read from the Endpoint 0 FIFO. It is cleared automatically. The FIFO pointer is reset and the TxPktRdy/RxPktRdy bit (below) is cleared. May be set simultaneously with TxPktRdy to abort the packet that is currently being loaded into the FIFO. <i>Note: FlushFIFO should only be used when TxPktRdy/RxPktRdy is set. In other cases, it may cause data corruption.</i>
7	NAKTIMEOUT	This bit will be set when Endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the NAKLimito register. The CPU clears this bit to allow the endpoint to continue. Write 0 to clear it.
6	STATUSPKT	The CPU sets up this bit at the same time as the TxPktRdy or ReqPkt bit is set, to perform a status stage transaction. Setting up this bit ensures that the data toggle is set to 1 so that a DATA1 packet is used for the Status Stage transaction.
5	REQPKT	The CPU writes 1 to this bit to request an IN transaction. Cleared when RxPktRdy is set.
4	ERROR	This bit will be set when three attempts have been made to perform a transaction with no response from the peripheral. Cleared by CPU. An interrupt is generated when this bit is set. Write 0 to clear it.
3	SETUPPKT	The CPU sets up this bit, at the same time as the TxPktRdy bit is set, to send a SETUP token instead of an OUT token for the transaction. This bit will be automatically clear by HW when setup packet is transmitted. <i>Note: Setting this bit also clears the DataToggle.</i>
2	RXSTALL	This bit is set when a STALL handshake is received. Cleared by CPU. Write 0 to clear it.
1	TXPKTRDY	The CPU sets up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled).
0	RXPKTRDY	This bit is set when a data packet has been received. An interrupt is generated when this bit is set. The CPU clears this bit by setting up the ServicedRxPktRdy bit. Write 0 to clear it.

11200108 COUNT0 **EPO Received Bytes Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										EPO_RX_COUNT						
Type										RU						
Reset										0	0	0	0	0	0	0

Bit(s) Name	Description
6:0 EPO_RX_COUNT	Count0 is a 7-bit read-only register that indicates the number of received data bytes in the Endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is Only valid when RxPktRdy (IDXEPRO.CSRO.bit0) is set.

1120010A Type0 **EPO Type Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									EPO_Type							
Type									RW							
Reset									0	0						

Bit(s) Name	Description
7:6 EPO_Type	Operating speed of target device when core is configured with multipoint option. When the core is not configured with the multipoint option, these bits should not be accessed. 2'b00: Unused 2'b01: High 2'b10: Full 2'b11: Low

1120010B NAKLIMIT0 **NAK Limit Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												NAKLIMIT0				
Type												RW				
Reset												0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s)	Name	Description
4:0	NAKLIMITO	<p>(Host mode only) NAKLimito is a 5-bit register that sets the number of frames/microframes (high-speed transfers) after which Endpoint 0 should timeout on receiving a stream of NAK responses.</p> <p>(Equivalent settings for other endpoints can be made through their TxInterval and RxInterval registers.). The number of frames/microframes selected is $2^{(m-1)}$ (where m is the value set in the register, valid values 2 - 16). If the host receives NAK responses from the target for more frames than the number represented by the Limit set in this register, the endpoint will be halted.</p> <p><i>Note: Value 0 or 1 disables the NAK timeout function.</i></p>

1120010C SRAMCONFIG SIZE SRAM Size Register 00000800

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRAM_SIZE															
Type	RO															
Reset	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	SRAM_SIZE	<p>Depth of SRAM with data bus width 32 bits</p> <p>For example, if the SRAM is configured to 8KB, SRAM_SIZE will be 16'h800.</p>

1120010E HBCONFIGDATA TA High Bind-width Configuration Register 00000088

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									NUM_HB_EPR				NUM_HB_EPT			
Type									RO				RO			
Reset									1	0	0	0	1	0	0	0

Bit(s)	Name	Description
7:4	NUM_HB_EPR	Number of high bind-width RX endpoints
3:0	NUM_HB_EPT	Number of high bind-width TX endpoints

1120010F CONFIGDATA Core Configuration Register 0000001F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									MPRX E	MPTX E	BIGE NDIA N	HBRX E	HBTX E	DYNF IFOS IZIN G	SOFT CONE	UTMI DATA WIDT H
Type									RO	RO	RO	RO	RO	RO	RO	RO
Reset									0	0	0	1	1	1	1	1

Bit(s)	Name	Description
7	MPRXE	When set to 1, automatic amalgamation of bulk packets will be selected.
6	MPTXE	When set to 1, automatic splitting of bulk packets will be selected.
5	BIGENDIAN	Set to 1 indicates Big Endian order will be selected.
4	HBRXE	Set to 1 indicates High-bandwidth Rx ISO Endpoint Support is selected.
3	HBTXE	Set to 1 indicates High-bandwidth Tx ISO Endpoint Support is selected.
2	DYNFIFOSIZING	Set to 1 indicates Dynamic FIFO sizing option is selected.
1	SOFTCONE	Set to 1 indicates Soft Connect/Disconnect option is selected.
0	UTMIDATAWIDTH	Indicates selected UTMI+ data width 1'b0: 8 bits 1'b1: 16 bits

11200110 TX1MAP TX1MAP Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M1		MAXIMUM_PAYLOAD_TRANSACTION										
Type				RW		RW										
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:11	M1	Maximum payload size for indexed TX endpoint, M1 Packet multiplier m maximum payload transaction register
10:0	MAXIMUM_PAYLOAD_TRANSACTION	The TxMaxP register defines the maximum amount of data that can be transferred through the selected TX endpoint in asingle operation. = There is a TxMaxP register for each TX endpoint (except for Endpoint 0).Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in full-speed and high-speed operations. Where the option of High-bandwidth Isochronous endpoints or of packet splitting on Bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded. In the case of Bulk endpoints with the packet

Bit(s) Name	Description
	<p>splitting option enabled, the multiplier m can be up to 32 and defines the maximum number of 'USB' packets (i.e. packets for transmission over the USB) of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. (If the packet splitting option is not enabled, bit15-13 will not be implemented and bit12-11 (if included) will be ignored.)</p> <p>Note: The data packet is required to be an exact multiple of the payload specified by bits 10:0, which is itself required to be either 8, 16, 32, 64 or (in the case of high-speed transfers) 512 bytes. for isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit 11 or bit 12 is non-0, the USB2.0 controller will automatically split any data packet written to the FIFO into up to 2 or 3 'USB' packets, each containing the specified payload (or less). The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be transmitted in each microframe. (For Isochronous/Interrupt transfers in Full-speed mod, bits 11 and 12 are ignored.) The value written to bits 10:0 (multiplied by m in the case of high-bandwidth Isochronous transfers) must match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint . A mismatch can cause unexpected results. The total amount of data represented by the value written to this register (specified payload * m) must not exceed the FIFO size for the TX endpoint and should not exceed half the FIFO size if double-buffering is required. If this register is changed after packets have been sent from the endpoint, the TX endpoint FIFO should be completely flushed (using the FlushFIFO bit in TxCSR) after writing the new value to this register.</p>

11200112 TX1CSR_PER Tx1 CSR Register 00000000
I

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTO SET	ISO		DMAR EQEN	FRCD ATAT OG	DMAR EQMO DE		SETT XPKT RDY_TWICE	INCO MPTX	CLRD ATAT OG	SENT STAL L	SEND STAL L	FLUS HFIF O	UNDE RRUN	FIFO NOTE MPTY	TXPK TRDY
Type	RW	RW		RW	RW	RW		A1	A1	A0	A1	RW	A0	A1	RU	A0
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15 AUTOSET	<p>If The CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into the TxFIFO.</p> <p>If a packet of less than the maximum packet size is loaded,</p>

Bit(s)	Name	Description
14	ISO	<p>TxPktRdy will have to be set manually. The CPU sets up this bit to enable the TX endpoint for isochronous transfers and clears it to enable the TX endpoint for bulk or interrupt transfers. Note: This bit only has any effect in peripheral mode. In host mode, it always returns to 0.</p>
12	DMAREQEN	<p>The CPU sets up this bit to enable the DMA request for the TX endpoint.</p>
11	FRCDATATOG	<p>The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt TX endpoints that are used to communicate rate feedback for isochronous endpoints.</p>
10	DMAREQMODE	<p>The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. Note: This bit must not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.</p>
8	SETTXPKTRDY_TWICE	<p>Indicates TxPktRdy had been set when it is 1'b1 already. Write 0 to clear it.</p>
7	INCOMPTX	<p>When the endpoint is used for high-bandwidth isochronous/interrupt transfers, this bit is set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts. Note: In anything other than a high-bandwidth transfer, this bit will always return to 0. Write 0 to clear it.</p>
6	CLRDATATOG	<p>The CPU writes 1 to this bit to reset the endpoint data toggle to 0.</p>
5	SENTSTALL	<p>This bit is set when a STALL handshake is transmitted. The FIFO is flushed, TX interrupt is generated if enabled and the TxPktRdy bit is cleared. Cleared by CPU. Write 0 to clear it.</p>
4	SENDSTALL	<p>The CPU writes 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition. Note: This bit has no effect where the endpoint is used for isochronous transfer. Otherwise, CPU should wait for SENTSTALL interrupt being generated before clearing the SENDSTALL bit.</p>
3	FLUSHFIFO	<p>The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet that is currently being loaded into the FIFO. Note: FlushFIFO should only be used when TxPktRdy is set. In other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.</p>
2	UNDERRUN	<p>The USB sets up this bit if an IN token is received when the TxPktRdy bit not set.</p>
1	FIFONOTEMPTY	<p>Cleared by CPU (write 0 to clear it). The USB sets up this bit when there is at least 1 packet in TxFIFO. This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.</p>
0	TXPKTRDY	<p>The CPU sets up this bit after loading a data packet into FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered</p>

Bit(s) Name	Description
	FIFO.

11200112 **TX1CSR_HOST** **00000000**
T **Tx1 CSR Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTOSET			DMAREQEN	FRCDATATOG	DMAREQMODE		SETTXPKTRDY_TWICE	NAKTIMEOUT_INCOMPTX	CLRDATAOG	RXSTALL		FLUSHFIFO	ERROR	FIFONEMPTY	TXPKTRDY
Type	RW			RW	RW	RW		A1	A1	A0	A1		A0	A1	RU	A0
Reset	0			0	0	0		0	0	0	0		0	0	0	0

Bit(s) Name	Description
15 AUTOSET	If The CPU sets up this bit, TxPktRdy will be automatically set when data of the maximum packet size (value in TxMaxP) is loaded into the TxFIFO. If a packet of less than the maximum packet size is loaded, TxPktRdy will have to be set manually.
12 DMAREQEN	The CPU sets up this bit to enable the DMA request for the TX endpoint.
11 FRCDATATOG	The CPU sets up this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt TX endpoints that are used to communicate rate feedback for isochronous endpoints.
10 DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. <i>Note: This bit must not be cleared either before or in the same cycle as the DMAReqEn bit is cleared.</i>
8 SETTXPKTRDY_TWICE	Indicates TxPktRdy had been set when it is 1'b1 already Write 0 to clear it.
7 NAKTIMEOUT_INCOMPTX	Bulk endpoints only: This bit will be set when the TX endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK Limit by the TxInterval register. The CPU clears this bit to allow the endpoint to continue. Write 0 to clear it.
6 CLRDATAOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
5 RXSTALL	This bit is set when a STALL handshake is received. When this bit is set, any DMA request that is in progress is topped, the FIFO is completely flushed, TX interrupt is generated if enabled and the TxPktRdy bit is cleared (see below). Cleared by CPU. Write 0 to clear it.
3 FLUSHFIFO	The CPU writes 1 to this bit to flush the latest packet from the endpoint TxFIFO. The FIFO pointer is reset, the TxPktRdy bit is cleared and an interrupt is generated. May be set simultaneously with TxPktRdy to abort the packet that is currently being loaded into the FIFO. <i>Note: FlushFIFO should only be used when TxPktRdy is set. In</i>

Bit(s)	Name	Description
2	ERROR	<p><i>other cases, it may cause data corruption. If the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO.</i></p> <p>The USB sets up this bit when 3 attempts have been made to send a packet and no handshake packet has been received.</p> <p>When the bit is set, an interrupt will be generated, TxPktRdy cleared and FIFO completely flushed. Cleared by CPU. Valid only when the endpoint is operating in Bulk or Interrupt mode. Write 0 to clear it.</p>
1	FIFONOTEMPTY	<p>The USB sets up this bit when there is at least 1 packet in TxFIFO.</p> <p>This bit will be asserted automatically when TXPKTRDY is set by CPU and de-asserted when CPU flushes FIFO or sends a STALL packet.</p>
0	TXPKTRDY	<p>The CPU sets up this bit after loading a data packet into FIFO.</p> <p>It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point (if enabled). TxPktRdy is also automatically cleared (interrupt is generated) prior to loading a second packet into a double-buffered FIFO.</p>

11200114 RX1MAP RX1MAP Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				M1			MAXIMUM_PAYLOAD_TRANSACTION									
Type				RW			RW									
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12:11	M1	<p>Maximum payload size for indexed RX endpoint, M1 Packet multiplier m</p> <p>The RxMaxP register defines the maximum amount of data that can be transferred through the selected RX endpoint in a single operation.</p> <p>There is a RxMaxP register for each RX endpoint (except for Endpoint 0). Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations.</p> <p>Where the option of High-bandwidth Isochronous endpoints or of combining Bulk packets has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded.</p> <p>For Bulk endpoints with the packet combining option enabled, the multiplier m can be up to 32 and defines the number of USB packets of the specified payload which are to be combined into a single data packet within the FIFO. (If the packet splitting option is not enabled, bit15-bit13 is not</p>
10:0	MAXIMUM_PAYLOAD_TRANSACTION	

Bit(s) Name	Description
	<p>implemented and bit12-bit11 (if included) is ignored.) for isochronous endpoints operating in high-speed mode and with the high-bandwidth option enabled, m may only be either 2 or 3 (corresponding to bit 11 set or bit 12 set, respectively) and it specifies the maximum number of such transactions that can take place in a single microframe. If either bit 11 or bit 12 is non-0, the USB2.0 controller will automatically combine the separate USB packets received in any microframe into a single packet within the RX FIFO. The maximum payload for each transaction is 1024 bytes, so this allows up to 3072 bytes to be received in each microframe. (For Isochronous/Interrupt transfers in full-speed mode or if High-bandwidth is not enabled, bits 11 and 12 are ignored.) The value written to bits 10:0 (multiplied by m in the case of high-bandwidth Isochronous transfers) must match the value given in the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint . A mismatch can cause unexpected results.</p> <p>The total amount of data represented by the value written to this register (specified payload * m) must not exceed the FIFO size for the OUT endpoint and should not exceed half the FIFO size if double-buffering is required.</p>

11200116 RX1CSR_PER I **RX1 CSR Register** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTO CLEA R	ISO	DMAR EQEN	DISN YET_ PIDE RR	DMAR EQMO DE		KEEP ERRS TATU S	INCO MPRX	CLRD TATO G	SENT STAL	SEND STAL	FLUS HFIF O	DATA ERR	OVER RUN	FIFO FULL	RXPk RDY
Type	RW	RW	RW	RW	RW		RW	A1	A0	A1	RW	A0	RU	A1	RU	A1
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15 AUTOCLEAR	<p>If CPU sets up this bit then the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from the RxFIFO.</p> <p>When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually.</p> <p>Note: The maximum packet size -3, -2, -1 is handled like the maximum packet size which is auto cleared by HW.</p>
14 ISO	<p>The CPU sets up this bit to enable the RX endpoint for isochronous transfers and clears it to enable the RX endpoint for bulk/interrupt transfers.</p>
13 DMAREQEN	<p>The CPU sets up this bit to enable the DMA request for the RX endpoint.</p>
12 DISNYET_PIDERR	<p>The CPU sets up this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets are ACK'd including at the point at which the RxFIFO becomes full.</p> <p>Note: This bit only takes effect in high-speed mode in which it should be set for all interrupt endpoints.</p>

Bit(s)	Name	Description
11	DMAREQMODE	This bit is set when there is a PID error in the received packet. It is cleared when RxPktRdy is cleared or write 0 to clear it. The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. DMA Request Mode 1: RX endpoint interrupt is generated only when DMA Request Mode 1 and received a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet. DMA Request Mode 0: No RX endpoint interrupt. RxDMAReq is generated when RxPktRdy is set.
9	KEEPERRSTATUS	Used when endpoint works with USBQ and in isochronous mode When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.
8	INCOMPRX	This bit will be set in an isochronous transfer if the packet in Rx FIFO is incomplete because part of the data are not received. When KeepErrorStatus = 0, it is cleared when RxPktRdy is cleared or write 0 to clear it. <i>Note: In anything other than an isochronous transfer, this bit will always return to 0. Write 0 to clear it.</i>
7	CLRDTATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	SENTSTALL	This bit is set when a STALL handshake is transmitted. Cleared by CPU. An interrupt will be generated when the bit is set.
5	SENDSTALL	Write 0 to clear it. The CPU writes 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition. <i>Note: This bit has no effect where the endpoint is used for ISO transfers.</i>
4	FLUSHFIFO	The CPU writes 1 to this bit to flush the next packet to be read from the endpoint Rx FIFO. The Rx FIFO pointer is reset and the RxPktRdy bit is cleared. <i>Note: Flush FIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If Rx FIFO is double buffered, Flush FIFO may need to be set twice to completely clear Rx FIFO.</i>
3	DATAERR	This bit is set when RxPktRdy is set if the data packet has a CRC or bit-stuff error. It is cleared when RxPktRdy is cleared. <i>Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns to 0.</i>
2	OVERRUN	This bit is set if an OUT packet cannot be loaded into the Rx FIFO. Cleared by CPU (write 0 to clear it). <i>Note: This bit is only valid when the endpoint is operating in ISO mode. In bulk mode, it always returns to 0. The new incoming packet will not be written to Rx FIFO.</i>
1	FIFOFULL	Set when no more packets can be loaded into Rx FIFO.
0	RXPKTTRDY	Set when a data packet has been received (to Rx FIFO) The CPU clears this bit when the packet has been unloaded from the Rx FIFO. An interrupt will be generated when the bit is set. Write 0 to clear it.

11200116 RX1CSR_HOS

Rx1 CSR Register

00000000

T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTOCLEAR	AUTOREQ	DMAREQENAB	PIDERROR	DMAREQMODE	SETREQPKT_TWICE	KEEPERRSTATUS	INCOMPRX	CLRDATATOG	RXSTALL	REQPKT	FLUSHFIFO	DATAERRNAKTIMOUT	ERROR	FIFOFULL	RXPKT_RDY
Type	RW	RW	RW	RU	RW	A1	RW	A1	A0	A1	RW	A0	A1	A1	RU	A1
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15	AUTOCLEAR	If CPU sets up this bit then the RxPktRdy bit will be automatically cleared when a packet of RxMaxP bytes has been unloaded from the RxFIFO. When packets of less than the maximum packet size are unloaded, RxPktRdy will have to be cleared manually. Note: The maximum packet size -3, -2, -1 is handled like the maximum packet size which is auto cleared by HW.
14	AUTOREQ	If CPU sets up this bit, the ReqPkt bit will be automatically set when the RxPktRdy bit is cleared. Note: This bit is automatically cleared when a short packet is received.
13	DMAREQENAB	The CPU sets up this bit to enable the DMA request for the RX endpoint.
12	PIDERROR	ISO transactions only: The core sets up this bit to indicate a PID error in the received packet. Bulk/Interrupt transactions: The setting of this bit is ignored. Write 0 to clear it. Note: This register is read only in ISO mode but reserved for read/write access in other modes.
11	DMAREQMODE	The CPU sets up this bit to select DMA Request Mode 1 and clears it to select DMA Request Mode 0. DMA Request Mode 1: RX endpoint interrupt is generated only when DMA Request Mode 1 and received a short packet. RxDMAReq is generated when receiving a Max-Packet-size packet. DMA Request Mode 0: No RX endpoint interrupt. RxDMAReq is generated when RxPktRdy is set.
10	SETREQPKT_TWICE	Indicates the ReqPkt had been set when it is 1 already Write 0 to clear it.
9	KEEPERRSTATUS	Used when endpoint works with USBQ and in isochronous mode When this bit is set, the isochronous error, PIDERROR, INCOMPRX and DATAERROR will be kept and only cleared by SW.
8	INCOMPRX	This bit will be set in an isochronous transfer if the packet in RxFIFO is incomplete because part of the data are not received. When KeepErrorStatus = 0, it is cleared when RxPktRdy is cleared or write 0 to clear it. Note: In anything other than an isochronous transfer, this bit will always return to 0.
7	CLRDATATOG	The CPU writes 1 to this bit to reset the endpoint data toggle to 0.
6	RXSTALL	When a STALL handshake is received, this bit will be set and an interrupt generated. Cleared by CPU. Write 0 to clear it.
5	REQPKT	The CPU writes 1 to this bit to request an IN transaction. Cleared when RxPktRdy is set.
4	FLUSHFIFO	The CPU writes 1 to this bit to flush the next packet to

Bit(s)	Name	Description
3	DATAERR_NAKTIMEOUT	<p>be read from the endpoint RxFIFO. The RxFIFO pointer is reset and the RxPktRdy bit is cleared. <i>Note: FlushFIFO should only be used when RxPktRdy is set. In other cases, it may cause data corruption. If RxFIFO is double buffered, FlushFIFO may need to be set twice to completely clear RxFIFO.</i></p> <p>In bulk mode, this bit will be set when the RX endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK Limit by the RxInterval register. The CPU clears this bit to allow endpoint to continue. Write 0 to clear it. When operating in ISO mode, this bit is set when RxPktRdy is set if the data packet has a CRC or bit-stuff error and cleared when RxPktRdy is cleared.</p>
2	ERROR	<p>The USB sets up this bit when 3 attempts have been made to receive a packet and no data packet has been received. Cleared by CPU. An interrupt will be generated when the bit is set. <i>Note: This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns to 0. Write 0 to clear it.</i></p>
1	FIFOFULL	<p>Set when no more packets can be loaded into RxFIFO Set when a data packet has been received (to RxFIFO) The CPU clears this bit when the packet has been unloaded from the RxFIFO. An interrupt will be generated when the bit is set. Write 0 to clear it.</p>
0	RXPkTRDY	

11200118 RX1COUNT Rx1 Count Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RXCOUNT															
Type	RU															
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13:0	RXCOUNT	<p>14-bit read-only register that holds the number of received data bytes in the packet in RxFIFO <i>Note: The value returned changes as FIFO is unloaded and is only valid when RxPktRdy(RxCSR.Do) is set.</i></p>

1120011A TX1TYPE Tx1Type Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											TX_SPEED	TX_PROTOCOL	TX_TARGET_EP_NUMB			
												OL	ER			



Type									RW	RW	RW					
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:6	TX_SPEED	Operating speed of target device when core is configured with multipoint option When the core is not configured with the multipoint option, these bits should not be accessed. 2'b00: Unused 2'b01: High 2'b10: Full 2'b11: Low
5:4	TX_PROTOCOL	The CPU sets up this to select the required protocol for the TX endpoint. 2'b00: Illegal 2'b01: Isochronous 2'b10: Bulk 2'b11: Interrupt
3:0	TX_TARGET_EP_NUMBER	The CPU sets this value to the endpoint number contained in the TX endpoint descriptor returned to the USB2.0 Controller during device enumeration.

1120011B TX1INTERVA TxInterval Register **00000000**
L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TX_POLLING_INTERVAL_NAK_LIMIT_M							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	TX_POLLING_INTERVAL_NAK_LIMIT_M	(Host mode only) TxInterval Register TxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently-selected TX endpoint. For Bulk endpoints, this register sets the number of frames/microframes after which the endpoint should timeout on receiving a stream of NAK responses. There is a TxInterval register for each configured TX endpoint (except for Endpoint 0). In each case the value that is set defines a number of frames/microframes (High Speed transfers), as follows: Transfer Type Speed Valid values (m) Interpretation Interrupt Low Speed or Full Speed 1-255 Polling interval is m frames. Interrupt High Speed 1-16 Polling interval is 2^(m-1) microframes Isochronous Full Speed or High Speed 1-16 Polling interval is 2^(m-1) frames/microframes Bulk Full Speed or High Speed 2-16 NAK Limit is 2^(m-1) frames/microframes.

Bit(s) Name	Description
	<i>Note: Value 0 or 1 disables the NAK timeout function. The register should be set before TxType for Bulk endpoint.</i>

1120011C RX1TYPE Rx1Type Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXSPEED		RX_PROTOCOL		RX_TARGET_EP_NUMBER			
Type									RW		RW		RW			
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:6 RXSPEED	Operating speed of target device when core is configured with multipoint option When the core is not configured with the multipoint option, these bits should not be accessed. 2'b00: Unused 2'b01: High 2'b10: Full 2'b11: Low
5:4 RX_PROTOCOL	The CPU sets up this to select the required protocol for the TX endpoint. 2'b00: Illegal 2'b01: Isochronous 2'b10: Bulk 2'b11: Interrupt
3:0 RX_TARGET_EP_NUMBER	The CPU sets this value to the endpoint number contained in the TX endpoint descriptor returned to the USB2.0 Controller during device enumeration.

1120011D RX1INTERVAL_L Rx1Interval Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RX_POLLING_INTERVAL_NAK_LIMIT_M							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 RX_POLLING_INTERVAL_NAK_LIMIT_M	RxInterval Register RxInterval is an 8-bit register that, for Interrupt and Isochronous transfers, defines the polling interval for the currently-selected RX endpoint. For Bulk endpoints, this register sets the number of

Bit(s) Name	Description
	frames/microframes after which the endpoint should timeout on receiving a stream of NAK responses. There is a RxInterval register for each configured RX endpoint (except for Endpoint 0). RX POLLING INTERVAL / NAK LIMIT (M), (Host mode only) In each case the value that is set defines a number of frames/microframes (High Speed transfers), as follows: Transfer Type Speed Valid values (m) Interpretation Interrupt Low Speed or Full Speed 1 - 255 Polling interval is m frames. High Speed 1 - 16 Polling interval is 2(m-1) microframes Isochronous Full Speed or High Speed 1 - 16 Polling interval is 2(m-1) frames/microframes Bulk Full Speed or High Speed 2 - 16 NAK Limit is 2(m-1) frames/microframes. Note: Value 0 or 1 disables the NAK timeout function. The register should be set before RxType for Bulk endpoint.

1120011F FIFOSIZE1 EP1 Configured FIFO Size Register 000000AA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXFIFOSIZE				TXFIFOSIZE			
Type									DC				DC			
Reset									1	0	1	0	1	0	1	0

Bit(s) Name	Description
7:4 RXFIFOSIZE	Indicates the RxFIFO size of 2^n bytes Example: Value 10 means 2^10 = 1024 bytes.
3:0 TXFIFOSIZE	Indicates the TxFIFO size of 2^n bytes Example: Value 10 means 2^10 = 1024 bytes.

11200200 DMA_INTR DMA Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_INTR_UNMASK_SET								DMA_INTR_UNMASK_CLEAR							
Type	Ao								Ao							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_INTR_UNMASK								DMA_INTR_STATUS							
Type	RU								W1C							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:24 DMA_INTR_UNMASK_SET	Sets DMA_INTR_UNMASK to 1
23:16 DMA_INTR_UNMASK_CLEAR	Clears DMA_INTR_UNMASK to 0
15:8 DMA_INTR_UNMASK	Unmasks DMA interrupts The DMA interrupt will be generated when

Bit(s) Name	Description
7:0 DMA_INTR_STATUS	DMA_INTR_UNMASK and DMA_INTR_STATUS are both 1. Indicates DMA complete interrupt status, one bit per DMA channel implemented Bit 0 is used for DMA channel 1; bit 1 is used for DMA channel 2, and so on. Write 1 to clear it. Note: DMA interrupt will be asserted after DMA enable is disabled when a null packet is received even though DMA_COUNT_M still does not achieve 0.

11200210 DMA LIMITE **DMA Limiter Register** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DMA_LIMITER							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
7:0 DMA_LIMITER	Suppresses bus utilization of DMA channel The value is from 0 to 255. 0 means no limitation, and 255 means totally banned. The value between 0 and 255 means certain DMA can have permission to use AHB every (4 x n) AHB clock cycles. <i>Note: It is not recommended to limit the bus utilization of the DMA channels because this increases the latency of response to the masters, and the transfer rate decreases as well. Before using it, make sure that the bus masters have a protection mechanism to avoid entering wrong states.</i>

11200220 DMA CONFIG **DMA Configuration Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					DMA_ACTIVE_EN		AHB_HPROT_2_EN			DMAQ_CHAN_SEL						AHBWD_AIT_SEL	BOUNDARY_1K_CROSS_EN
Type					RW		RW			RW						RW	RW
Reset					0	0	0	0		0	0	0			0	0	

Bit(s) Name	Description
11:10 DMA_ACTIVE_EN	The two bits control usb_active. 2'bo0: usb_active depends on all DMAEN of DMA channel control registers. 2'b01: usb_active ties to 1 2'b10: usb_active ties to 0

Bit(s)	Name	Description
9:8	AHB_HPROT_2_EN	2'b11: usb_active depends on ep_active, dma_active and all DMAEN of DMA channel control register(OR logic) The two bits control the AHB master interface HPROT2 function operating in non-bufferable/bufferable/last transfer non-bufferable mode. 2'bo0: All the write transfers of a burst will be accessed by bufferable mode except for the last transfer of a burst. 2'b01: AHB master HPROT2 is always accessed by non-bufferable mode. 2'b10: AHB master HPROT2 is always accessed by bufferable mode. 2'b11: Reserved
6:4	DMAQ_CHAN_SEL	Selects DMA channel used by USB_DMAQ if it is available. It will not affect if USB_DMAQ is not available.
1	AHBWAIT_SEL	Selects AHBWAIT behavior Set to 1 to return to old DMA master AHB wait condition. This bit is used to test DMA FIFO overflow bug.
0	BOUNDARY_1K_CROSS_EN	Enables 1k boundary page crossing Set to 1 to force burst transfer regardless 1k boundary crossing. Note: It will violate AHB 1k boundary specification but gain some bus performance.

11200204 DMA_CNTL_0

DMA Channel 0 Control Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			DMAA BORT		DMAC HEN	BURST_MOD E	BUSE RR	ENDPNT			INTE N	DMAM ODE	DMAD IR	DMAE N		
Type			Ao		RU	RW	RU	RW			RW	RW	RW	OTHER		
Reset			0		0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
13	DMAABORT	If SW needs to abort the current DMA transfer, set DMAABORT=1 & DMAEN=0. After the transfer is aborted completely, DMA interrupt will occur.
11	DMACHEN	DMA channel enable monitor bit
10:9	BURST_MODE	2'bo0: Burst Mode 0: Bursts of unspecified length 2'b01: Burst Mode 1: INCR4 or unspecified length 2'b10: Burst Mode 2: INCR8, INCR4 or unspecified length 2'b11: Burst Mode 3: INCR16, INCR8, INCR4 or unspecified length
8	BUSERR	Bus error
7:4	ENDPNT	Endpoint which DMA will transfer with
3	INTEN	Enables interrupt
2	DMAMODE	DMA mode DMA mode 0: Single packet operation DMA mode 1: Multi packets operation, with the configuraiton of DMAReqMode in RXCSR bit 11 DMA mode 1 can support both known size or unknown size transaction.
1	DMADIR	Direction 0: DMA write (RX endpoint) 1: DMA read (TX endpoint)

Bit(s) Name	Description
0 DMAEN	Enables DMA The bit will be cleared when the DMA transfer is completed. Programmers should not disable the DMA_en before the transfer is completed. If programmers disable the dma_en when transferring, the dma will not stop immediately until the last bus transfer is completed.

11200208 DMA_ADDR_0 DMA Channel 0 Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_ADDR_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_ADDR_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 DMA_ADDR_0	32-bit DMA start address Updated (increased) by USB2.0 controller automatically when multiple packet DMA (DMA Mode = 1) is used.

1120020C DMA_COUNT DMA Channel 0 Byte Count Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									DMA_COUNT_0							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_COUNT_0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 DMA_COUNT_0	24-bit DMA transfer count with byte unit Updated (decreased) by USB2.0 controller automatically while each packet is transferred.

11200304 EP1RXPKTCount EP1 RxPktCount Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EP1RXPKTCount															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
15:0 EP1RXPCKTCOUNT	<p>Sets up the number of packets of RX endpoint n size MaxP that are to be transferred in a block transfer</p> <p>Only used In host mode when AutoReq is set. Has no effect In peripheral mode or when AutoReq is not set.</p> <p>RqPktCount (Host mode only) For each RX endpoint 1 - 15, the USB2.0 controller provides a 16-bit RqPktCount register. This read/write register is used In host mode to specify the number of packets that are to be transferred in a block transfer of one or more Bulk packets of length MaxP to RX endpoint n. The core uses the value recorded in this register to determine the number of requests to issue where the AutoReq option (included in the RxCSR register) has been set.</p> <p><i>Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet.</i></p>

11200480 ToFUNCADDR To Function Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										ToFuncAddr						
Type										RW						
Reset										0	0	0	0	0	0	0

Bit(s) Name	Description
6:0 ToFuncAddr	<p>TxFuncAddr are 7-bit read/write registers that record the address of the target function that is to be accessed through the associated endpoint (Endpoint 0).</p> <p>TxFuncAddr needs to be defined for each TX endpoint that is used.</p> <p><i>Note: TxFuncAddr must be defined for Endpoint 0.</i></p>

11200488 T1FUNCADDR T1 Function Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										T1FuncAddr						
Type										RW						
Reset										0	0	0	0	0	0	0

Bit(s) Name	Description
6:0 T1FuncAddr	<p>TxFuncAddr are 7-bit read/write registers that record the address of the target function that is to be accessed through the associated endpoint (Endpoint 1).</p> <p>TxFuncAddr needs to be defined for each TX endpoint that is used.</p> <p><i>Note: TxFuncAddr must be defined for Endpoint 0.</i></p>

Bit(s)	Name	Description
--------	------	-------------

11200482 ToHUBADDR To HUB Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		ToPortAddr							ToMultiTranslator	ToHUBAddr						
Type		RW							RW	RW						
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

- | | | |
|------|-------------------|--|
| 14:8 | ToPortAddr | <p>TxPortAddr only needs to be written where a full or low speed device is connected to TX endpoint n via a high speed USB 2.0 hub which carries out the necessary transaction translation.</p> <p>In such circumstances, these 7-bit read/write registers need to be used to record the port of that USB 2.0 hub through which the target associated with the endpoint is accessed.</p> <p><i>Note: If Endpoint 0 is connected to a hub, TxHubPort must be defined. Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub.</i></p> |
| 7 | ToMultiTranslator | <p>Bit 8 should record whether the hub has multiple transaction translator.</p> <p>Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub.</p> <p>1'bo: Single transaction translator
1'b1: Multiple transaction translators</p> |
| 6:0 | ToHUBAddr | <p>TxHUBAddr are 8-bit read/write registers only needs to be written where a full or low speed device is connected to TX endpoint n via a high speed USB2.0 hub which carries out the necessary transaction translation to convert between high speed transmission and full/low speed transmission.</p> <p>The lower 7 bit should record the address of this USB 2.0 HUB.</p> <p><i>Note: If Endpoint 0 is connected to a hub, TxHubAddr must be defined for EP0. Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub.</i></p> |

1120048A T1HUBADDR T1 HUB Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		T1PortAddr							T1MultiTranslator	T1HUBAddr						
Type		RW							RW	RW						

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
14:8	T1PortAddr	<p>TxPortAddr only needs to be written where a full or low speed device is connected to TX endpoint n via a high speed USB 2.0 hub which carries out the necessary transaction translation.</p> <p>In such circumstances, these 7-bit read/write registers need to be used to record the port of that USB 2.0 hub through which the target associated with the endpoint is accessed. <i>Note: If Endpoint 1 is connected to a hub, TxHubPort must be defined. Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub.</i></p>
7	T1MultiTranslator	<p>Bit 8 should record whether the hub has multiple transaction translator.</p> <p>Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub. 1'bo: Single transaction translator 1'b1: Multiple transaction translators</p>
6:0	T1HUBAddr	<p>TxHUBAddr are 8-bit read/write registers only needs to be written where a full or low speed device is connected to TX endpoint n via a high speed USB2.0 hub which carries out the necessary transaction translation to convert between high speed transmission and full/low speed transmission.</p> <p>The lower 7 bit should record the address of this USB 2.0 HUB. <i>Note: If Endpoint 1 is connected to a hub, TxHubAddr must be defined for EPO. Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub.</i></p>

1120048C R1FUNCADDR R1 Function Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										R1FuncAddr						
Type										RW						
Reset										0	0	0	0	0	0	0

Bit(s)	Name	Description
6:0	R1FuncAddr	<p>RxFuncAddr are 7-bit read/write registers that record the address of the target function that is to be accessed through the associated endpoint (Endpoint 1).</p> <p>RxFuncAddr needs to be defined for each RX endpoint that is used. <i>Note: RxFuncAddr does not exist on EPO.</i></p>

1120048E R1HUBADDR R1 HUB Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		R1PortAddr							R1MultiTranslator	R1HUBAddr						
Type		RW							RW	RW						
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
14:8	R1PortAddr	<p>RxPortAddr only needs to be written where a full or low speed device is connected to RX endpoint n via a high speed USB 2.0 hub which carries out the necessary transaction translation.</p> <p>In such circumstances, these 7-bit read/write registers need to be used to record the port of that USB 2.0 hub through which the target associated with the endpoint is accessed.</p> <p><i>Note: The RxPortAddr does not exist on EP0. Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub.</i></p>
7	R1MultiTranslator	<p>Bit 8 should record whether the hub has multiple transaction translator.</p> <p>Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub.</p> <p>1'bo: Single transaction translator 1'b1: Multiple transaction translators</p>
6:0	R1HUBAddr	<p>RxHUBAddr are 8-bit read/write registers only needs to be written where a full or low speed device is connected to RX endpoint n via a high speed USB2.0 hub which carries out the necessary transaction translation to convert between high speed transmission and full/low speed transmission.</p> <p>The lower 7 bit should record the address of this USB 2.0 HUB.</p> <p><i>Note: The RxHubAddr does not exist on EP0. Only valid if RTL defines USB_HUB. This register is only valid @ FS/LS is plugged in at hub.</i></p>

11200604 TM1 Test Mode 1 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																TM1
Type																RW
Reset																0

Bit(s)	Name	Description
0	TM1	USB IP internal TM1

11200608 HWVER_DATE HW Version Control Register 20121214

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	HWVER_DATE															
Type	DC															

Reset	0	0	1	0	0	0	0	0	0	0	0	1	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HWVER_DATE															
Type	DC															
Reset	0	0	0	1	0	0	1	0	0	0	0	1	0	1	0	0

Bit(s)	Name	Description
31:0	HWVER_DATE	Hardware version control register date format 32'hYYYYMMDD

11200684 SRAMA SRAM Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															EPO_StartAd_TM6_en	SRAM_DBG
Type															RW	RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRAMA															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17	EPO_StartAd_TM6_en	Software can enable this bit to change the EPO FIFO start address for test mode 6 FIFO loopback test by DMA/PIO.
16	SRAMDBG	SRAM_DEBUG_MODE Software can read the data in SRAM of USB core when this bit is enabled. The related registers are SRAMA, SRAMD. After setting this bit to 1, SW can set up SRAMA (SRAM address) and read the data in register SRAMD (SRAM data). Only for debugging mode and should be disabled in normal operation. 1'b0: Software sets up this bit 0 to disable SRAM_DEBUG_MODE. 1'b1: Software sets up this bit 1 to enable SRAM_DEBUG_MODE.
15:0	SRAMA	SRAM_ADDRESS The register is used for RISC to read data from USB SRAM. The unit is 4-byte. For example, to check 0x400 byte address, set this register to 0x100. This register is only available when the register bit SRAM_DEBUG_MODE of the register SRAMDBG is set to 1. When SRAM_ADDRESS is set, SRAM_DATA will display the data in the address SRAM_ADDRESS in SRAM. Only for debugging mode.

11200688 SRAMD SRAM Data Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SRAMDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SRAMDATA															
Type	RU															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
31:0 SRAMDATA	<p>SRAM_DATA The register is used for RISC to read data from USB SRAM. This register is only available when the register bit SRAM_DEBUG_MODE of the register SRAMDBG is set to 1. When SRAM ADDRESS is set, SRAM DATA will display the data in the address SRAM ADDRESS in SRAM. Only for debugging mode.</p>

11200690 RISC_SIZE **RISC Size Register** **00000002**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RISC_SIZE	
Type															RW	
Reset															1	0

Bit(s) Name	Description
1:0 RISC_SIZE	<p>Configures RISC wrapper access size 2'b00: 8-bit byte access 2'b01: 16-bit half word access 2'b10: 32-bit word access 2'b11: Reserved</p>

11200700 RESREG **Reserved Register** **FFFF0000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESERVEDH												MAC_CG_DIS	USB_CG_DIS	DMA_CG_DIS	MCU_CG_DIS
Type	RW												RW	RW	RW	RW
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESERVEDL														HSTP_WRDWNT	
Type	RW														RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:20 RESERVEDH	<p>Reserved The register is reserved for future use.</p>
19 MAC_CG_DIS	Disables USB MAC clock gate to enhance dynamic power
18 USB_CG_DIS	Disables USB clock gate
17 DMA_CG_DIS	Disables DMA clock gate
16 MCU_CG_DIS	Disables MCU clock gate
15:1 RESERVEDL	<p>Reserved The register is reserved for future use.</p>

Bit(s)	Name	Description
0	HSTPWRDWN_OPT	Host mode device connection detection option 0: Disable 1: Enable the detection of device connect when MAC clock is off and drive powerdwn wakeup signal to wake up system

11200730 OTG20_CSRL **OTG20 Related Control Register** **00000000**
L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DIS_HSUS	EN_A_HFS_WHNP	DIS_B_WTDIS	EN_HHS_SUSP_DIS	DIS_CHARGE_VBUS	EN_HSUS_RESUME_INT	EN_HSUS_RESUME	OTG20_EN
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	DIS_HSUS	Disables host mode entering C_OPM_HSUS state before entering suspend Suggested: 1'b1 0: Host mode enters C_OPM_HSUS state before entering suspend. 1: Disable host mode entering C_OPM_HSUS state before entering suspend.
6	EN_A_HFS_WHNP	If this bit is enabled, FS idle of A device will transfer to HFS_HSUS state first. Suggested: 1'b1 in all modes (device/host/otg) 0: FS idle of A device will not transfer to HFS_HSUS state first. 1: FS idle of A device will transfer to HFS_HSUS state first.
5	DIS_B_WTDIS	Disables B device entering C_OPM_B_WTDIS states before switching to host mode Suggested: 1'b1 0: B device enters C_OPM_B_WTDIS states before switching to host mode. 1: B device does not enter C_OPM_B_WTDIS states before switching to host mode.
4	EN_HHS_SUSP_DIS	Enables host-hs-suspend entering OPM_FS_WTCON state first while receiving disconnect signal Suggested: 1'b1 in all modes (device/host/otg). 0: The host mode enters fs_normal mode directly while the device receives the disconnect signal as suspend state in all states. 1: The host mode enters OPM_FS_WTCON mode first while the device receives the disconnect signal as suspend state in all states.
3	DIS_CHARGE_VBUS	Disables B device charging VBUS function for OTG2.0 feature 0: B device charges VBUS while B device initiates the SRP protocol. This mode is to make compatible the OTG1.3 related SRP flow. 1: B device does not charge VBUS while B device initiates the SRP protocol. This mode is to satisfy the OTG2.0 protocol.

Bit(s)	Name	Description
2	EN_HSUS_RESUME_INT	Enables hsus mode of host initializing resuming interrupt while receiving resume K as waiting for HNP Suggested: 1'b1 for OTG2.0 mode 0: Suspend mode of host does not initialize resuming interrupt as receiving resume K while host is waiting for HNP protocol in OTG2.0 mode. 1: Suspend mode of host initializes resuming interrupt as receiving resume K while host is waiting for HNP protocol in OTG2.0 mode.
1	EN_HSUS_RESUME	Enables hnpsus-mode of host entering host-normal mode as receiving resume K while waiting for HNP Suggested: 1'b0 while USB works in OTG2.0 mode 0: hnpsus-mode of host stays in hnpsus-mode as receiving resume K while waiting for HNP. 1: hnpsus-mode of host enters host-normal mode as receiving resume K while waiting for HNP.
0	OTG20_EN	Enables OTG 2.0 feature 0: Disable OTG2.0 feature; default OTG1.3 mode. 1: Enable USB OTG2.0 feature

11200731 OTG20_CSRH **OTG20 Related Control Register** **00000000**
H

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															DIS_AUTO_RST	EN_CON_DEB_SHORT
Type															RW	RW
Reset															0	0

Bit(s)	Name	Description
1	DIS_AUTORST	Informs whether HW sends bus reset automatically while B-device changes to host with HNP 0: HW sends bus reset automatically while B-device changes to host with HNP. 1: HW does not send bus reset when B-device changes to host mode. SW must set the reset bit for sending bus reset. The bit is added for OTG2.0 compliance test.
0	EN_CON_DEB_SHORT	Enable this bit to decrease A device connection denounce waiting timing Suggested: 1'b1 0: A device connection without denounce waiting timing. 1: Decrease A device connection denounce waiting timing.

3.6 USBPHY Register File

Module name: usb_sifslv_u2phy Base address: (+11210800h)

Address	Name	Width	Register Function
11210800	<u>USBPHYACR0</u>	32	
11210804	<u>USBPHYACR1</u>	32	
11210808	<u>USBPHYACR2</u>	32	
11210810	<u>USBPHYACR4</u>	32	
11210814	<u>USBPHYACR5</u>	32	
11210818	<u>USBPHYACR6</u>	32	
1121081C	<u>U2PHYACR3</u>	32	USB20 PHYA Control 3 Register
11210820	<u>U2PHYACR4</u>	32	USB20 PHYA Control 4 Register
11210824	<u>U2PHYAMON0</u>	32	USB20 PHYA Monitor 0 Register
11210860	<u>U2PHYDCR0</u>	32	USB20 PHYD Control 0 Register
11210864	<u>U2PHYDCR1</u>	32	USB20 PHYD Control 1 Register
11210868	<u>U2PHYDTM0</u>	32	USB20 PHYD Control UTMI 0 Register
1121086C	<u>U2PHYDTM1</u>	32	USB20 PHYD Control UTMI 1 Register
11210870	<u>U2PHYDMON0</u>	32	USB20 PHYD Monitor 0 Register
11210874	<u>U2PHYDMON1</u>	32	USB20 PHYD Monitor 1 Register
11210878	<u>U2PHYDMON2</u>	32	USB20 PHYD Monitor 2 Register
1121087C	<u>U2PHYDMON3</u>	32	USB20 PHYD Monitor 3 Register
11210880	<u>U2PHYCR3</u>	32	USB20 sifslv Control Register
112108FC	<u>REGFCOM</u>	32	USB Common Register
11211700	<u>FMCR0</u>	32	Frequency Meter Control 0 Registers
11211704	<u>FMCR1</u>	32	Frequency Meter Control 1 Registers
11211708	<u>FMCR2</u>	32	Frequency Meter Control 2 Registers
1121170C	<u>FMMONR0</u>	32	Frequency Meter Monitor 0 Registers
11211710	<u>FMMONR1</u>	32	Frequency Meter Monitor 1 Registers

11210800 USBPHYACR0

00013C6E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		RG_USB20_MPX_OUT_SEL				RG_USB20_TX_PH_ROT_SEL				RG_USB20_PLL_DIVEN				RG_USB20_PLL_BR	RG_USB20_PLL_BP	RG_USB20_PLL_BLP	
Type		RW				RW				RW				RW	RW	RW	
Reset		0	0	0		0	0	0		0	0	0		0	0	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RG_USB20_PLL_FORCE_ON	RG_USB20_PLL_FBDIV							RG_USB20_PLL_PREDIV	RG_USB20_INT_REN	RG_USB20_REF_REN		RG_USB20_BGR_DIV	RG_USB20_CHP_EN	RG_USB20_BGR_EN		
Type	RW	RW							RW	RW	RW		RW	RW	RW		
Reset	0	0	1	1	1	1	0	0	0	1	1	0	1	1	1	0	

Bit(s)	Mnemonic	Name	Description
30:28	MPX_OUT_SEL	RG_USB20_MPX_OUT_SEL	
		UT_SEL	

Bit(s)	Mnemonic	Name	Description
26:24	TX_PH_ROT_SEL	RG_USB20_TX_PH_ROT_SEL	TX clock rotation function All port will change clock phase at the same time. 000: Phase 0 001: Phase 1 010: Phase 2 011: Phase 3 100: Phase 4 101: Phase 5
22:20	PLL_DIVEN	RG_USB20_PLL_DIVEN	Time domain cap multiplication ratio 3'd0: x1 3'd1: x2 ... 3'd6: x64
18	PLL_BR	RG_USB20_PLL_BR	Adjusts resistance for bandwidth 1'b0: BW = Fref/10 1'b1: BW = Fref/20
17	PLL_BP	RG_USB20_PLL_BP	Adjusts capacitance for bandwidth 1'b0: When RG_PLL_BR=1'b0 1'b1: When RG_PLL_BR=1'b1
16	PLL_BLP	RG_USB20_PLL_BLP	Selects LPF bandwidth 1'b0: 40MHz 1'b1: 20MHz
15	USBPLL_FORCE_ON	RG_USB20_USBPLL_FORCE_ON	Power down 1'b0: Don't care 1'b1: Force PLL on
14:8	PLL_FBDIV	RG_USB20_PLL_FBDIV	Feedback divide ratio 7'd0: /1 7'd1: /2 ... 7'd127: /128
7:6	PLL_PREDIV	RG_USB20_PLL_PREDIV	Pre-divider ratio 2'b00: Fref = Fin/1 2'b01: Fref = Fin/2 2'b1X: Fref = Fin/4
5	INTR_EN	RG_USB20_INTR_EN	Enables VRT internal R architecture 0: Disable 1: Enable
4	REF_EN	RG_USB20_REF_EN	Enables VRT current generator 0: Disable 1: Enable
3:2	BGR_DIV	RG_USB20_BGR_DIV	Chopper frequency divider (~3MHz) 00: REFCLK/2 01: REFCLK/4 10: REFCLK/8 11: REFCLK/16
1	CHP_EN	RG_USB20_CHP_EN	Enable signal of chopper 0: Disable 1: Enable
0	BGR_EN	RG_USB20_BGR_EN	Enable signal of BGR 0: Disable 1: Enable

11210804 **USBPHYACR1**

44A44400

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_USB20_CLKREF_REV							RG_USB20_INTR_CAL				RG_USB20_OTG_VBUSTH				

Type	RW								RW					RW		
Reset	0	1	0	0	0	1	0	0	1	0	1	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_USB20_VRT_VREF_SEL				RG_USB20_TERM_VREF_SEL				RG_USB20_MPX_SEL							
Type	RW				RW				RW							
Reset	1 0 0				1 0 0				0 0 0 0 0 0 0 0							

Bit(s)	Mnemonic	Name	Description
31:24	CLKREF_REV[7:0]	RG_USB20_CLKREF_REV	RG_USB20_CLKREF_REV[2:0] : RG_USB20_TERM_VREF_SEL_P1[2:0] RG_USB20_CLKREF_REV[6:4] : RG_USB20_TERM_VREF_SEL_P2[2:0]
23:19	INTR_CAL	RG_USB20_INTR_CAL	Internal R control 00000: 6.9K ohm 00001: 6.8K ohm 10010: 5.1K ohm 11110: 3.9K ohm 11111: 3.8K ohm
18:16	OTG_VBUSTH	RG_USB20_OTG_VBUSTH	VBUS threshold level control (shared circuit) 000: 1.365V 001: 1.385V 010: 1.405V 011: 1.425V 100: 1.445V 101: 1.465V 110: 1.485V 111: 1.505V
14:12	VRT_VREF_SEL	RG_USB20_VRT_VREF_SEL	Selects VRT reference voltage (shared circuit) 000: 700mV 001: 720mV 010: 740mV 011: 760mV 100: 770mV 101: 780mV 110: 800mV 111: 820mV
10:8	TERM_VREF_SEL	RG_USB20_TERM_VREF_SEL	Selects HS_TX TERM reference voltage (shared circuit) 000: 320mV 001: 340mV 010: 360mV 011: 380mV 100: 400mV 101: 420mV 110: 440mV 111: 460mV
7:0	MPX_SEL	RG_USB20_MPX_SEL	Selects MPX output signal MPX_SEL[7]=1 bypass OP to AIO, 0 off and Hi-Z MPX_SEL[6]=1 output AIO by OP, 0 off and Hi-Z MPX_SEL[5:4]=00 output Common part MPX_SEL[5:4]=01 output Port0 part MPX_SEL[5:4]=10 output Port1 part MPX_SEL[5:4]=11 output Port2 part MPX_SEL[3]=0 output AIO MPX_SEL[3]=1 output DIO MPX_SEL[2:0] (common part) 000: OFF and Hi-Z

Bit(s)	Mnemonic	Name	Description
			001:
			010:
			011:

11210808 USBPHYACR2 **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RG_USB20_CLKREF_REV							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	CLKREF_REV[15:8]	RG_USB20_CLKREF_REV	RG_USB20_CLKREF_REV[2:0]: RG_USB20_TERM_VREF_SEL_P1[2:0] RG_USB20_CLKREF_REV[6:4]: RG_USB20_TERM_VREF_SEL_P2[2:0]

11210810 USBPHYACR4 **00004414**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RG_USB20_DP_ABIST_SOURCE_EN				RG_USB20_DP_ABIST_SELE												RG_USB20_ICU_SOURCE_EN
Type	RW				RW												RW
Reset	0				0	0	0	0									0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		RG_USB20_LS_CR				RG_USB20_FS_CR				RG_USB20_LS_SR				RG_USB20_FS_SR			
Type		RW				RW				RW				RW			
Reset		1	0	0		1	0	0		0	0	1		1	0	0	

Bit(s)	Mnemonic	Name	Description
31	DP_ABIST_SOURCE_EN	RG_USB20_DP_ABIST_SOURCE_EN	DP ABIST source enable signal 0: Disable ABIST source 1: Enable ABIST source
27:24	DP_ABIST_SELE	RG_USB20_DP_ABIST_SELE	DP ABIST source selection signal Port 0 DP ABIST source selection signal 0000: DP=0V 0001: DP=80mV 0010: DP=100mV 0011: DP=200mV 0100: DP=220mV 0101: DP=500mV 0110: DP=520mV 0111: DP=660mV

Bit(s)	Mnemonic	Name	Description
			1000: DP=680mV 1001: DP=700mV 1010: DP=800mV 1011: DP=900mV 1100: DP=1900mV 1101: DP=2000mV 1110: DP=2100mV 1111: DP=VDD33
16	ICUSB_EN	RG_USB20_ICUSB_EN	IC_USB mode enable signal 0: Disable 1: Enable
14:12	LS_CR	RG_USB20_LS_CR	Port 0 USB11 low speed mode TX slew rate control signal
10:8	FS_CR	RG_USB20_FS_CR	Port 0 USB11 full speed mode TX slew rate control signal
6:4	LS_SR	RG_USB20_LS_SR	Port 0 USB11 low speed mode TX slew rate control signal 00: Max. rt/ft 01: Normal rt/ft 10: Smaller rt/ft 11: Min. rt/ft
2:0	FS_SR	RG_USB20_FS_SR	Port 0 USB11 full speed mode TX slew rate control signal 00: Max. rt/ft 01: Normal rt/ft 10: Smaller rt/ft 11: Min. rt/ft

11210814 USBPHYACR5

00801000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				RG_USB20_DISC_FIT_EN	RG_USB20_INIT_SQ_EN_DG		RG_USB20_HSTX_TMODE_SEL		RG_USB20_SQD		RG_USB20_DISCD		RG_USB20_HSTX_TMODE_EN	RG_USB20_PHY_INL_DMOD_NEN	RG_USB20_INL_PBKEN	RG_USB20_CHIRP_EN
Type				RW	RW		RW		RW		RW		RW	RW	RW	RW
Reset				0	0	0	0	0	1	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_USB20_HSTX_CAL_EN		RG_USB20_HSTX_SRCTRL		RG_USB20_HS100U3_EN	RG_USB20_GBIAS_EN			RG_USB20_DM_ABIST_SOURCE_EN							RG_USB20_DM_ABIST_SELE
Type	RW		RW		RW	RW			RW							RW
Reset	0	0	0	1	0	0			0				0	0	0	0

Bit(s)	Mnemonic	Name	Description
28	DISC_FIT_EN	RG_USB20_DISC_FIT_EN	DISC deglitch enable signal 0: Disable 1: Enable
27:26	INIT_SQ_EN_DG	RG_USB20_INIT_SQ_EN_DG	
25:24	HSTX_TMODE_SEL	RG_USB20_HSTX_TMODE_SEL	Selects HS TX test mode signal

Bit(s)	Mnemonic	Name	Description
		TMODE_SEL	00: 240MHz clock 01: 60MHz clock 10: Hi 11: Lo
23:22	SQD	RG_USB20_SQD	SQ deglitch 00: Deglitch 1x 01: Deglitch 2x 10: Deglitch 3x 11: Deglitch 6x
21:20	DISCD	RG_USB20_DISCD	DISC deglitch 00: Deglitch 10n 01: Deglitch 6n 10: Deglitch 4n 11: Deglitch 2n
19	HSTX_TMODE_EN	RG_USB20_HSTX_TMODE_EN	HS TX test mode enable signal 0: Disable 1: Enable, and output test pattern by TMODE_SEL
18	PHYD_MONEN	RG_USB20_PHYD_MONEN	Digital PHY monitor clock enable signal 0: Disable 1: Enable
17	INLPBK_EN	RG_USB20_INLPBK_EN	High speed internal loopback enable signal 0: Disable 1: Enable
16	CHIRP_EN	RG_USB20_CHIRP_EN	Sets chirp level to 0.8V when in chirp mode 0: Disable 1: Enable
15	HSTX_SRCAL_EN	RG_USB20_HSTX_SRCAL_EN	HS TX SR calibration enable signal 0: Disable 1: Enable
14:12	HSTX_SRCTRL	RG_USB20_HSTX_SRCTRL	Controls high speed slew rate 00: Min. rt/ft 11: Max. rt/ft
11	HS_100U_U3_EN	RG_USB20_HS_100U_U3_EN	Selects VRT 100uA source 0: 100uA from USB2.0 1: 100uA from USB3.0
10	GBIAS_ENB	RG_USB20_GBIAS_ENB	Enables overdrive 3.3V bias 0: Enable bias 1: Disable bias (select ICUSB mode)
7	DM_ABIST_SOURCE_EN	RG_USB20_DM_ABIST_SOURCE_EN	DM ABIST source enable signal 0: Disable ABIST source 1: Enable ABIST source
3:0	DM_ABIST_SELE	RG_USB20_DM_ABIST_SELE	DM ABIST source selection signal Port 0 DM ABIST source selection signal 0000: DM=0V 0001: DM=80mV 0010: DM=100mV 0011: DM=200mV 0100: DM=220mV 0101: DM=500mV 0110: DM=520mV 0111: DM=660mV 1000: DM=680mV 1001: DM=700mV 1010: DM=800mV 1011: DM=900mV 1100: DM=1900mV 1101: DM=2000mV

Bit(s)	Mnemonic	Name	Description
			1110: DM=2100mV
			1111: DM=VDD33

11210818 USBPHYACR6

00900488

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RG_USB20_PHY_REV								RG_USB20_BC1_SW_EN	RG_USB20_SR_CLK_SEL		RG_USB20_OTG_VBUSCOMP_EN	RG_USB20_OTG_ABIST_EN	RG_USB20_OTG_ABIST_SELE			
Type	RW								RW	RW		RW	RW	RW			
Reset	0	0	0	0	0	0	0	0	1	0		1	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			RG_USB20_HSRX_MM0DE_SELE			RG_USB20_HSRX_BIAS_EN_SELE		RG_USB20_HSRX_TM0DE_EN	RG_USB20_DISCTH				RG_USB20_SQTH				
Type			RW			RW		RW	RW				RW				
Reset			0	0		1	0	0	1	0	0	0	1	0	0	0	

Bit(s)	Mnemonic	Name	Description
31:24	PHY_REV[7:0]	RG_USB20_PHY_REV	Reserves INT PHY
23	BC11_SW_EN	RG_USB20_BC11_SW_EN	BC1.1 switch control 0: Disable 1: Enable
22	SR_CLK_SEL	RG_USB20_SR_CLK_SEL	Selects SR clock 0: Slew rate calibration clock 1: 240MHz for ABIST clock
20	OTG_VBUSCOMP_EN	RG_USB20_OTG_VBUSCOMP_EN	Enables OTG For U3: Disable 0: Disable 1: Enable
19	OTG_ABIST_EN	RG_USB20_OTG_ABIST_EN	OTG ABIST mode enable signal 0: Disable 1: Enable
18:16	OTG_ABIST_SELE	RG_USB20_OTG_ABIST_SELE	Selects OTG ABIST voltage 000: 100mV 001: 200mV 010: 350mV 011: 450mV 100: 700mV 101: 800mV 110: 1400mV 111: 1600mV
13:12	HSRX_MM0DE_SELE	RG_USB20_HSRX_MM0DE_SELE	Selects HS_RX manual mode 00: HS_RX in normal mode, switch SQ/DISC function by IDLEB 01: Manual mode, switch SQ (IDLEB=0)/DISC (IDLEB=1) function 10: Force HS_RX in SQ mode 11: Force HS_RX in DISC mode
10:9	HSRX_BIAS_EN_S	RG_USB20_HSRX_BIAS_EN_S	Selects HS RX bias enable signal

Bit(s)	Mnemonic	Name	Description
	EL	BIAS_EN_SEL	00: ENPLL (always on) 01: IDLEB RCV_EN (when TX on, RX off, device mode only) 10: !ENPLL FS_BIAS_EN (keep high in HS mode) 11: RG_USB20_HSRX_TMODE_EN
8	HSRX_TMODE_EN	RG_USB20_HSRX_TMODE_EN	When RG_USB20_HSRX_BIAS_EN_SEL[1:0]=11 HS RX bias will be controlled by this signal. 0: Disable 1: Enable
7:4	DISCTH	RG_USB20_DISCTH	Disconnect threshold (shared for host disconnect and trimming control) 0000: 400mV 0001: 420mV 0010: 440mV 0011: 460mV 0100: 480mV 0101: 500mV 0110: 520mV 0111: 540mV 1000: 560mV 1001: 580mV 1010: 600mV 1011: 620mV 1100: 640mV 1101: 660mV 1110: 680mV 1111: 700mV
3:0	SQTH	RG_USB20_SQTH	SQ threshold 0000: 85mV 0001: 90mV 0010: 95mV 0011: 100mV 0100: 105mV 0101: 110mV 0110: 115mV 0111: 120mV 1000: 125mV 1001: 130mV 1010: 135mV 1011: 140mV 1100: 145mV 1101: 150mV 1110: 155mV 1111: 160mV

1121081C U2PHYACR3 USB20 PHYA Control 3 Register C0040000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_USB20_HSTX_DBIST					RG_USB20_HSTX_BIST_EN	RG_USB20_HSTX_IEN_MODE						RG_USB20_HSTX_IEN_MODE	RG_USB20_HSTX_IEN_MODE	RG_USB20_HSTX_IEN_MODE	RG_USB20_HSTX_IEN_MODE

Type	RW					RW	RW								RW	RW	RW	RW
Reset	1	1	0	0		0	0	0	0					0	1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	RG_USB20_HS_TERM_EN_MODE			RG_USB20_PUPD_BIST_EN	RG_USB20_SB20_EN_PU_DM	RG_USB20_SB20_EN_PD_DM	RG_USB20_SB20_EN_PU_DP	RG_USB20_SB20_EN_PD_DP										
Type	RW			RW	RW	RW	RW	RW										
Reset	0			0	0	0	0	0										

Bit(s)	Mnemonic	Name	Description
31:28	HSTX_DBIST	RG_USB20_HSTX_DBIST	HS_TX BIST output data
26	HSTX_BIST_EN	RG_USB20_HSTX_BIST_EN	High speed TX BIST enable signal 0: Disable TX BIST 1: Enable TX BIST
25:24	HSTX_I_EN_MODE	RG_USB20_HSTX_I_EN_MODE	HS_TX output current enable mode 00: Enable TX current when EN_HS_TX_I=1 (toggle mode) 01: Enable TX current when EN_HS_TX_I=1 or EN_HS_TERM=1 10: Force to disable TX current 11: Force to enable TX current
19	USB11_TMODE_EN	RG_USB20_USB11_TMODE_EN	USB11 test mode enable signal 0: Disable test mode 1: Enable test mode
18	TMODE_FS_LS_TX_EN	RG_USB20_TMODE_FS_LS_TX_EN	USB11 test mode EN_FS_LS_TXo signal 0: Disable USB11 TX in test mode 1: Enable USB11 TX in test mode
17	TMODE_FS_LS_RC_V_EN	RG_USB20_TMODE_FS_LS_RCV_EN	USB11 test mode EN_FS_LS_TXo signal 0: Disable USB11 receiver in test mode 1: Enable USB11 receiver in test mode
16	TMODE_FS_LS_MODE	RG_USB20_TMODE_FS_LS_MODE	USB11 test mode FS_LS_MODE signal 0: Enable USB11 into low speed mode in test mode 1: Enable USB11 into full speed mode in test mode
14:13	HS_TERM_EN_MOD	RG_USB20_HS_TERM_EN_MODE	HS R45 enable mode 00: Enable R45 when EN_HS_TERM=1 01: Enable R45 when EN_HS_TERM=1 10: Force to disable R45 11: Force to enable R45
12	PUPD_BIST_EN	RG_USB20_PUPD_BIST_EN	
11	EN_PU_DM	RG_USB20_EN_PU_DM	
10	EN_PD_DM	RG_USB20_EN_PD_DM	
9	EN_PU_DP	RG_USB20_EN_PU_DP	
8	EN_PD_DP	RG_USB20_EN_PD_DP	

11210820 U2PHYACR4 USB20 PHYA Control 4 Register 000001A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														rg_usb20_dp_	RG_USB20_SB20_DM_	usb20_dp_100

														100k mode	100K _EN	k_en
Type														RW	RW	RW
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	usb2 o_gp io_d m_i	usb2 o_gp io_d p_i	usb2 o_gp io_d m_oe	usb2 o_gp io_d p_oe			rg_u sb2o _gpi o_ctl	usb2 o_gp io_m ode			RG_U SB2o _TX BIAS _EN	RG_U SB2o _TX VCMP DN_E N	RG_USB2o_ HS_SQ_EN_ MODE		RG_USB2o_ HS_RCV_EN _MODE	
Type	RW	RW	RW	RW			RW	RW			RW	RW		RW		RW
Reset	0	0	0	0			0	0			0	1	1	0	1	0

Bit(s)	Mnemonic	Name	Description
18		rg_usb2o_dp_10ok_mode	
17	DM_100K_EN	RG_USB2o_DM_10ok_EN	
16	DP_100K_EN	usb2o_dp_100k_en	RG_USB2o_DP_100K_EN = usb2o_dp_100k_en when rg_usb2o_dp_100k_mode =1 0: Disable DP 100k 1: Enable DP 100k
15	usb2o_gpio_dm_i	usb2o_gpio_dm_i	USB2o GPIO DP input
14	usb2o_gpio_dp_i	usb2o_gpio_dp_i	USB2o GPIO DP input
13	usb2o_gpio_dm_oe	usb2o_gpio_dm_oe	Enables USB2o GPIO DM output
12	usb2o_gpio_dp_oe	usb2o_gpio_dp_oe	Enables USB2o GPIO DP output
9	rg_usb2o_gpio_ctl	rg_usb2o_gpio_ctl	USB2o GPIO control 0: By USB PHY register 1: System register
8	usb2o_gpio_mode	usb2o_gpio_mode	USB2o GPIO Mode enable control 0: Disable 1: Enable
5	TX_BIAS_EN	RG_USB2o_TX_BIAS_EN	
4	TX_VCMPCDN_EN	RG_USB2o_TX_VCMPCDN_EN	
3:2	HS_SQ_EN_MODE	RG_USB2o_HS_SQ_EN_MODE	
1:0	HS_RCV_EN_MODE	RG_USB2o_HS_RCV_EN_MODE	

11210824 U2PHYAMONO

USB2o PHYA Monitor 0
Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RGO_USB2o_GPIO_DMP_O	RGO_USB2o_GPIO_DP_O
Type															RO	RO

Reset																			0	0
-------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	---	---

Bit(s)	Mnemonic	Name	Description
1	RG0_GPIO_DM_O	RG0_USB20_GPIO_DM_O	USB20 GPIO DM data output to Reg
0	RG0_GPIO_DP_O	RG0_USB20_GPIO_DP_O	USB20 GPIO DP data output to Reg

11210860 U2PHYDCR0 USB20 PHYD Control 0 Register 00000402

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	RG_USB20_CDR_TST		RG_USB20_GATED_ENB		RG_USB20_TESTMODE		RG_USB20_PLL_STABLE		RG_USB20_PLL_FORCE_ON		RG_USB20_PHYD_RESERVE							
Type	RW		RW		RW		RW		RW		RW							
Reset	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	RG_USB20_PHYD_RESERVE								RG_USB20_EBT_HRLD		RG_USB20_EARLY_STX_I		RG_USB20_TX_TST		RG_USB20_NEG_EDGE_ENB		RG_USB20_CDR_FILTER	
Type	RW								RW		RW		RW		RW			
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	

Bit(s)	Mnemonic	Name	Description
31:30	CDR_TST	RG_USB20_CDR_TST	CDR module function option For debugging.
29	GATED_ENB	RG_USB20_GATED_ENB	Enables high level clock gating For debugging. 0: Enable 1: Disable
27:26	TESTMODE	RG_USB20_TESTMODE	Selects USB test mode 00: Normal 01: Enable loopback (set to high to initialize loopback; set to low and check LB_DONE/LB_PASS) 10: Reserved 11: Reserved
25	PLL_STABLE	RG_USB20_PLL_STABLE	PHY clock enable signal 0: PHY_CLK gated 1: PHY_CLK sent out
24	PLL_FORCE_ON	RG_USB20_PLL_FORCE_ON	PLL on even when both ports suspend For output DIV_CHK. 0: Normal (PLL on when not in suspend mode) 1: Force on (PLL always on)
23:8	PHYD_RESERVE	RG_USB20_PHYD_RESERVE	Reserved RG_PHYD_RESERVE[1:0]: rg_tapctl[1:0]: tapsel optional +1/-1 2'b00/2'b11: No change 2'b01: tap_sel -1 2'b10: tap_sel +1 RG_PHYD_RESERVE[2]: eco option for fixing DA_USB20_HS_TERM_EN = 0 when in non-driving mode

Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable RG_PHYD_RESERVE[6:3]: rg_sq_option[3:0] RG_PHYD_RESERVE[8:7]: Reserved RG_PHYD_RESERVE[9]: rg_rvsn_option RG_PHYD_RESERVE[11:10]: rg_phydmon_option RG_PHYD_RESERVE[14:13]: rg_preamble_t-opt[1:0] RG_PHYD_RESERVE[12]: rg_tap_record_clr RG_PHYD_RESERVE[15]: Enable loopctrl clock CG
7	EBTHRLD	RG_USB20_EBTHR LD	USB20 elastic buffer tholdshold option 0: wr_ptr = 4 1: wr_ptr = 3
6	EARLY_HSTX_I	RG_USB20_EARLY _HSTX_I	HSTX current source turn-on timing 0: Normal 1: Earlier
5	TX_TST	RG_USB20_TX_TS T	TX macro test option For debugging.
4	NEGEDGE_ENB	RG_USB20_NEGED GE_ENB	UTMI output signal aligned to negative edge for hold time issue 0: Negedge phy_clk registered UTMI output 1: Posedge phy_clk registered UTMI output
3:0	CDR_FILT	RG_USB20_CDR_F ILT	Selects CDR low pass filter For debugging.

11210864 U2PHYDCR1 USB20 PHYD Control 1 Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RG_USB20_PROBE_SEL								RG_U SB20 DRV VBUS	rg_d ebug _en	RG_USB20_ OTG_PROBE	RG_USB20_ SW_PLLMOD E	RG_USB20_ BERTH				
Type	RW								RW	RW	RW		RW		RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		RG_USB20_ LBMODE		RG_U SB20 FOR CE_T AP	RG_USB20_TAPSEL												
Type		RW		RW	RW												
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
31:24	PROBE_SEL	RG_USB20_PROBE _SEL	[4:0]: Debug signal selection [7:5]: Reserved
23	DRVVBUS	RG_USB20_DRVVB US	Controls DRVVBUS signal when force_drvvbus = 1 or utmi_muxsel = 1
22	rg_debug_en	rg_debug_en	Enables USB UTMI rx_active and tx_valid debugging 0: Disable 1: Enable
21:20	OTG_PROBE	RG_USB20_OTG_P ROBE	Selects OTG signals to USBSIF_PROBE_OUT[4:0]
19:18	SW_PLLMODE	RG_USB20_SW_PL LMODE	[0]: SW PLL Stable mode 0: HW pll stable mode, 100usec pll stable time controller by HW 1: SW pll stable mode, 100usec pll stable time controller

Bit(s)	Mnemonic	Name	Description
17:16	BERTH	RG_USB20_BERTH	by RG_PLL_STABL [1]: PLL stable time option 0: stable time = 8192*free clk perioed (>100usec for 60M) Loopback bit errors(BER) threshold When BER > BERTH, loopback will fail. 00: 0 01: 16 10: 64 11: 128
14:13	LBMODE	RG_USB20_LBMODE	Loop back mode RG_LBMODE[0]: 0: When compared data mismatch, lb_cmpok is always low. 1: When compared data mismatch, lb_cmpok goes low until compared data match then goes high RG_LBMODE[1]: 0: Expected data are continuous. 1: Expected data will be re-synced.
12	FORCE_TAP	RG_USB20_FORCE_TAP	Forces CDR tap_sel 0: Disable 1: Enable
11:0	TAPSEL	RG_USB20_TAPSEL	When RG_FORCE_TAP=1, tap_sel = RG_TAPSEL

11210868 U2PHYDTM0

USB20 PHYD Control UTMI 0
Register

02040000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_uart_mode		force_uart_i	force_uart_bias_en	force_uart_tx_oe	force_uart_en	force_usb_clken	force_drvvbus	force_data_tain	force_tx_vali d	force_dmpulldown	force_dppulldown	force_xcvsrsl	force_suspendm	force_termse l	force_op mode
Type	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	utmi_muxsel	RG_RESET	RG_DATAIN				RG_TXVAL IDH	RG_TXVAL ID	RG_DMPUL LDOWN	RG_DPPUL LDOWN	RG_XCVRSE L		RG_SUSPE NDM	RG_TERMS EL	RG_OPMODE	
Type	RW	RW	RW				RW	RW	RW	RW	RW		RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:30	rg_uart_mode	rg_uart_mode	UART mode, control RG_DP_100K_EN 00: RG_DP_100K_EN = DA_USB_UART_EN 01: RG_DP_100K_EN = DA_USB_UART_EN & ~DA_USB_UART_TX_OE 10: RG_DP_100K_EN = 0 11: RG_DP_100K_EN = 1
29	force_uart_i	force_uart_i	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing UART_I to RG_UART_I value. 0: Disable 1: Enable
28	force_uart_bias_en	force_uart_bias_en	When in USB PHY FT test mode, bypasses PHY UTMI signals

Bit(s)	Mnemonic	Name	Description
27	force_uart_tx_oe	force_uart_tx_oe	Used for forcing USB20_UART_BIAS_EN to RG_UART_BIAS_EN value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing USB20_UART_TX_OE to RG_UART_TX_OE value. 0: Disable 1: Enable
26	force_uart_en	force_uart_en	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing USB20_UART_EN to RG_UART_EN value. 0: Disable 1: Enable
25	force_usb_clk_en	force_usb_clk_en	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing USB_CLKEN to RG_USB_CLKEN value. 0: Disable 1: Enable
24	force_drvvbus	force_drvvbus	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing USBSIF_DRVVBUS to RG_USB20_DRVVBUS value. 0: Disable 1: Enable
23	force_datain	force_datain	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal DATA_IN to a specific value. 0: Disable 1: Enable
22	force_txvalid	force_txvalid	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal TXVALID to a specific value. 0: Disable 1: Enable
21	force_dm_pulldown	force_dm_pulldown	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal DMPULLDOWN to a specific value. 0: Disable 1: Enable
20	force_dp_pulldown	force_dp_pulldown	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal DPPULLDOWN to a specific value. 0: Disable 1: Enable
19	force_xcvrsel	force_xcvrsel	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal XCVRSEL to a specific value. 0: Disable 1: Enable
18	force_suspendm	force_suspendm	When in USB PHY FT test mode, bypasses PHY

Bit(s)	Mnemonic	Name	Description
			UTMI signals Used for forcing PHY UTMI signal SUSPENDM to a specific value. 0: Disable 1: Enable
17	force_termsel	force_termsel	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal TERMSSEL to a specific value. 0: Disable 1: Enable
16	force_opmode	force_opmode	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal OPMODE to a specific value. 0: Disable 1: Enable
15	utmi_muxsel	utmi_muxsel	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing all PHY UTMI signals to specific values. 0: Disable 1: Enable
14	RG_RESET	RG_RESET	Used for controlling PHY UTMI signal
13:10	RG_DATAIN	RG_DATAIN	USB2o_RESET = RG_RESET for Soft RESET When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal DATA_IN[31:0] = 4{RG_DATAIN} when force_datain = 1 or utmi_muxsel = 1.
9	RG_TXVALIDH	RG_TXVALIDH	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY utmi signal TXVALIDH when force_txvalid = 1 or utmi_muxsel = 1.
8	RG_TXVALID	RG_TXVALID	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal TXVALID when force_txvalid = 1 or utmi_muxsel = 1.
7	RG_DMPULLDOEN	RG_DMPULLDOWN	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY utmi signal DMPULLDOWN when force_dm_pulldown = 1 or utmi_muxsel = 1.
6	RG_DPPULLDOWN	RG_DPPULLDOWN	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal DPPULLDOWN when force_dp_pulldown = 1 or utmi_muxsel = 1.
5:4	RG_XCVRSEL	RG_XCVRSEL	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal XCVRSEL[1:0] when force_xcvrsel = 1 or utmi_muxsel = 1.
3	RG_SUSPENDM	RG_SUSPENDM	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY utmi signal SUSPENDM when force_suspendm = 1 or utmi_muxsel = 1.
2	RG_TERMSEL	RG_TERMSEL	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal TERMSSEL when force_termsel = 1 or utmi_muxsel = 1.
1:0	RG_OPMODE	RG_OPMODE	When in USB PHY FT test mode, bypasses PHY UTMI signals

Bit(s)	Mnemonic	Name	Description
			Used for controlling PHY UTMI signal OPMODE[1:0] when force_opmode = 1 or utmi_muxsel = 1.

1121086C U2PHYDTM1 USB20 PHYD Control UTMI 1 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RG_USB20_PRBS7_EN		RG_USB20_PRBS7_BITCNT							RG_USB20_CLK48M_EN	RG_USB20_CLK60M_EN			RG_UART_I	RG_UART_BIAS_EN	RG_UART_TX_OE	RG_UART_EN
Type	RW		RW							RW	RW			RW	RW	RW	RW
Reset	0		0	0	0	0	0	0	0	0			0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			force_vbusvalid	force_ssend	force_bvalid	force_avvalid	force_iddig	force_idpullup			RG_VBUSVALID	RG_SSESSEND	RG_BVALID	RG_AVALID	RG_IDDIG	RG_IDPULUP	
Type			RW	RW	RW	RW	RW	RW			RW	RW	RW	RW	RW	RW	
Reset			0	0	0	0	0	0			0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31	PRBS7_EN	RG_USB20_PRBS7_EN	Enables USB20 on-chip PRBS7 decoder
29:24	PRBS7_BITCNT	RG_USB20_PRBS7_BITCNT	USB20 on-chip PRBS7 compare bit count = (rg_prbs7_bitcnt+1)*210
23	CLK48M_EN	RG_USB20_CLK48M_EN	Enables MAC 48MHz clock 0: Disable 1: Enable
22	CLK60M_EN	RG_USB20_CLK60M_EN	Enables MAC 60MHz clock 0: Disable 1: Enable
19	RG_UART_I	RG_UART_I	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling DA_USB20_UART_I when force_uart_i = 1.
18	RG_UART_BIAS_EN	RG_UART_BIAS_EN	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling USB20_UART_BIAS_EN when force_uart_bias_en = 1.
17	RG_UART_TX_OE	RG_UART_TX_OE	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling USB20_UART_TX_OE when force_uart_tx_oe = 1.
16	RG_UART_EN	RG_UART_EN	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling USB20_UART_EN when force_uart_en = 1.
13	force_vbusvalid	force_vbusvalid	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal vbusvalid to a specific value. 0: Disable 1: Enable
12	force_ssend	force_ssend	When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal ssend to a specific

Bit(s)	Mnemonic	Name	Description
11	force_bvalid	force_bvalid	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal bvalid to a specific value.
10	force_avalid	force_avalid	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal avalid to a specific value.
9	force_iddig	force_iddig	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal iddig to a specific value.
8	force_idpullup	force_idpullup	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for forcing PHY UTMI signal idpullup to a specific value.
5	RG_VBUSVALID	RG_VBUSVALID	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal VBUSVALID when force_vbusvalid = 1 or utmi_muxsel = 1.
4	RG_SESEND	RG_SESEND	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal SESEND when force_sesend = 1 or utmi_muxsel = 1.
3	RG_BVALID	RG_BVALID	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal BVALID when force_bvalid = 1 or utmi_muxsel = 1.
2	RG_AVALID	RG_AVALID	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal AVALID when force_avalid = 1 or utmi_muxsel = 1.
1	RG_IDDIG	RG_IDDIG	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal IDDIG when force_iddig = 1 or utmi_muxsel = 1.
0	RG_IDPULLUP	RG_IDPULLUP	value. 0: Disable 1: Enable When in USB PHY FT test mode, bypasses PHY UTMI signals Used for controlling PHY UTMI signal IDPULLUP when force_idpullup = 1 or utmi_muxsel = 1.

11210870 U2PHYDMONO

USB20 PHYD Monitor 0 Register

000A1000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RG_USB20_EOP_CTL
Type																RW

Reset													1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RG_USB20_BGLPF_EN_OPT				RG_USB20_BGLPF_FORCE_OFF	RG_USB20_BGLPF_FORCE_ON	RG_USB20_PRBS7_BERTH							
Type			RW				RW	RW	RW							
Reset			0	1	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		RG_USB20_EOP_C TL	
13:10		RG_USB20_BGLPF_EN_OPT	Counter value option Compare with DA_USB20_PLL_EN, DA_USB20_BGLPF_EN delay time option.
9		RG_USB20_BGLPF_FORCE_OFF	Forces off LPF resistance 0: Normal (controlled by other logic) 1: Force off (LPF resistance)
8		RG_USB20_BGLPF_FORCE_ON	Forces on LPF resistance 0: Normal (controlled by other logic) 1: Force on (LPF resistance)
7:0	PRBS7_BERTH	RG_USB20_PRBS7_BERTH	USB20 PRBS7 bit error rate pass/fail threshold

11210874 U2PHYDMON1

USB20 PHYD Monitor 1 Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	USB20_UART_O	RGO_USB20_LB_P ASS	RGO_USB20_LB_D ONE	AD_USB20_BVALID	USB20_IDDIG	AD_USB20_VBUSVALID	AD_USB20_SESEND	AD_USB20_AVALID	USB20_LINE_STATE	USB20_HST_DISC ON	USB20_TX_REA DY	USB20_RX_ERR OR	USB20_RX_ACT IVE	USB20_RX_VAL IDH	USB20_RX_VAL ID	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	USB20_DATA_OUT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	USB20_UART_O	USB20_UART_O	USB20_UART_O
30	RGO_USB20_LB_P ASS	RGO_USB20_LB_P ASS	Loopback passed, active high Should be checked after loopback_en is disabled.
29	RGO_USB20_LB_D ONE	RGO_USB20_LB_D ONE	Loopback done, active high Should be checked after loopback_en is disabled.
28	BVALID	AD_USB20_BVALID	OTG BVALID
27	IDDIG	USB20_IDDIG	OTG IDDIG
26	VBUSVALID	AD_USB20_VBUSVALID	OTG VBUSVALID
25	SESEND	AD_USB20_SESEND	OTG SESEND
24	AVALID	AD_USB20_AVALID	OTG AVALID
23:22	USB20_LINE_STATE	USB20_LINE_STATE	Line state
21	USB20_HST_DISC ON	USB20_HST_DISC ON	Host disconnection (host only)

Bit(s)	Mnemonic	Name	Description
		ON	
20	USB20_TX_READY	USB20_TX_READY	Transmit data ready
19	USB20_RX_ERROR	USB20_RX_ERROR	Receive error
18	USB20_RX_ACTIVE	USB20_RX_ACTIVE	Receive active
17	USB20_RX_VALID_H	USB20_RX_VALID_H	Received data high byte valid
16	USB20_RX_VALID	USB20_RX_VALID	Received data valid
15:0	USB20_DATA_OUT	USB20_DATA_OUT	USB received data output

11210878 U2PHYDMON2 USB20 PHYD Monitor 2 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgo_txvalid_cnt								rgo_rxactive_cnt							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RGO_USB20_LB_BERCNT								USB20_PROBE_OUT							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24	rgo_txvalid_cnt	rgo_txvalid_cnt	USB PHY UTMI interface USB20_TX_VALID active count When rg_debug_en = 1, the counter will count tx_valid active times.
23:16	rgo_rxactive_cnt	rgo_rxactive_cnt	USB PHY UTMI Interface USB20_RX_ACTIVE active count When rg_debug_en = 1, the counter will count rx_active active times.
15:8	RGO_USB20_LB_BERCNT	RGO_USB20_LB_BERCNT	Loopback bit error counter
7:0	USB20_PROBE_OUT	USB20_PROBE_OUT	Debug signal output, selected by RG_PROBE_SEL[4:0] Connect to GPIO in normal operation debug mode and also connect to registers for ACD ABIST.

1121087C U2PHYDMON3 USB20 PHYD Monitor 3 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RGO_USB20_PRBS7_ERCNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													RGO_USB20_PRBS7_DONE	RGO_USB20_PRBS7_LOCK	RGO_USB20_PRBS7_PASS	RGO_USB20_PRBS7_PASSTH
Type													RO	RO	RO	RO
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
31:16	RGO_PRBS7_ERRCNT	RGO_USB20_PRBS7_ERRCNT	USB20 PRBS7 Bit error count indicator
3	RGO_PRBS7_DONE	RGO_USB20_PRBS7_DONE	USB20 PRBS7 done indicator (finish compare)
2	RGO_PRBS7_LOCK	RGO_USB20_PRBS7_LOCK	USB20 PRBS7 lock indicator
1	RGO_PRBS7_PASS	RGO_USB20_PRBS7_PASS	USB20 PRBS7 pass indicator (bit error free)
0	RGO_PRBS7_PASS_TH	RGO_USB20_PRBS7_PASS_TH	USB20 PRBS7 pass threshold indicator (bit error < BERTH)

11210880 U2PHYCR3 USB20 sifslv Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														force_linestate	RG_LINESTATE	
Type														RW	RW	
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	force_linestate	force_linestate	USB20 force linestate
1:0	RG_LINESTATE	RG_LINESTATE	USB20 LineState RG

112108FC REGFCOM USB Common Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_PAGE															i2c_mode
Type	RW															RW
Reset	0	0	0	0	0	0	0	0								0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Mnemonic	Name	Description
31:24	RG_PAGE	RG_PAGE	RG_PAGE [3:0]: Port page index registers for I2C page base registers The Register is I2C access only. 4'h0: Port 0 4'h1: Port 1 4'h2: Port 2 4'h3: Port 3 4'hx: 4'hf: Port f RG_PAGE[7:0]: Function page index registers for I2C page base registers. The Register is I2C access only.

Bit(s)	Mnemonic	Name	Description
16	i2c_mode	i2c_mode	4'h0: USB20 4'h1: USB30 digital 4'h2: USB30 phyA 4'hf: Frequency meter Access registers by AHB or I2C This register is I2C access only. 0: AHB mode 1: I2C mode

11211700 FMCRO Frequency Meter Control 0 00000000 Registers

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_LOCKTH				RG_MONCLK_SEL		RG_FM_MODE	RG_FREQDET_EN	RG_CYCLECNT							
Type	RW				RW		RW	RW	RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_CYCLECNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28	RG_LOCKTH	RG_LOCKTH	Detects PLL lock threshold
27:26	RG_MONCLK_SEL	RG_MONCLK_SEL	Selects monitor clock 00: AD_USB_MONCLK 01: AD_USB_MONCLK1 10: AD_USB_MONCLK2 11: AD_USB_MONCLK3
25	RG_FM_MODE	RG_FM_MODE	Frequency meter mode 0: Normal mode, frequency detection one time only 1: Detect PLL lock mode
24	RG_FREQDET_EN	RG_FREQDET_EN	Enables frequency meter 0: Disable 1: Enable
23:0	CYCLECNT	RG_CYCLECNT	Cycles of monclk to be measured

11211704 FMCRI1 Frequency Meter Control 1 00000000 Registers

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_TARGET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_TARGET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RG_TARGET	RG_TARGET	Adjusts capacitance

11211708 FMCR2 **Frequency Meter Control 2** **00000000**
Registers

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_OFFSET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_OFFSET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RG_OFFSET	RG_OFFSET	Frequency meter out offset tolerance

1121170C FMMONRo **Frequency Meter Monitor 0** **00000000**
Registers

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	USB_FM_OUT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	USB_FM_OUT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	USB_FM_OUT	USB_FM_OUT	Frequency meter detection result

11211710 FMMONR1 **Frequency Meter Monitor 1** **00000000**
Registers

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RG_FRCK_EN							USBPLL_LOCK	USB_FM_VLD
Type								RW							RO	RO
Reset								0							0	0

Bit(s)	Mnemonic	Name	Description
8	RG_FRCK_EN	RG_FRCK_EN	Enables free clock 0: Disable 1: Enable
1	USBPLL_LOCK	USBPLL_LOCK	Monitor clock lock signal
0	USB_FM_VLD	USB_FM_VLD	Frequency meter detection done

3.7 SPI Interface Controller

Module name: spio Base address: (+1100a000h)

Address	Name	Width	Register Function
1100A000	SPI_CFG0	32	SPI Configuration 0 Register
1100A004	SPI_CFG1	32	SPI Configuration 1 Register
1100A008	SPI_TX_SRC	32	SPI TX Source Address Register
1100A00C	SPI_RX_DST	32	SPI RX Destination Address Register
1100A010	SPI_TX_DATA	32	SPI TX DATA FIFO
1100A014	SPI_RX_DATA	32	SPI RX DATA FIFO
1100A018	SPI_CMD	32	SPI Command Register
1100A01C	SPI_STATUS0	32	SPI Status 0 Register
1100A020	SPI_STATUS1	32	SPI Status 1 Register
1100A024	SPI_PAD_MACR O_SEL	32	SPI pad_macro selection Register
1100A028	SPI_CFG2	32	SPI Configuration 2 Register

1100A000 SPI_CFG0 SPI Configuration 0 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CS_SETUP_COUNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CS_HOLD_COUNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	CS_SETUP_COUNT	CS_SETUP_COUNT	The chip select setup time = (CS_SETUP_COUNT+1) * CLK_PERIOD, where CLK_PERIOD is the cycle time of the clock the SPI engine adopts.
15:0	CS_HOLD_COUNT	CS_HOLD_COUNT	The chip select hold time = (CS_HOLD_COUNT+1) * CLK_PERIOD.

1100A004 SPI_CFG1 SPI Configuration 1 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	GET_TICK_DLY						PACKET_LENGTH									
Type	RW						RW									
Reset	0	0	0				0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PACKET_LOOP_CNT							CS_IDLE_COUNT								
Type	RW							RW								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:29	GET_TICK_DLY	GET_TICK_DLY	If the speed of SPI is not fast enough, these three bits can help tolerance get_tick timing. The timing range between get_tick is one cycle

Bit(s)	Mnemonic	Name	Description
25:16	PACKET_LENGTH	PACKET_LENGTH	depending on SPI system clock.
15:8	PACKET_LOOP_CNT	PACKET_LOOP_CNT	The transmission on the SPI bus consists up units bytes. Hence, the PACKET_LENGTH[9:0] define number of bytes in one packet, and PACKET_LOOP_CNT[7:0] defines the number of packets within one transaction. The number of bytes in one packet = PACKET_LENGTH + 1. The number of packets in one transaction = PACKET_LOOP_CNT + 1. Total bytes of one transaction = (PACKET_LENGTH + 1) * (PACKET_LOOP_CNT + 1).
7:0	CS_IDLE_COUNT	CS_IDLE_COUNT	

1100A008 SPI_TX_SRC SPI TX Source Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI_TX_SRC															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI_TX_SRC															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_TX_SRC	SPI_TX_SRC	If TX_DMA_EN is set, the data to be putted on the MOSI line are kept in memory in advance, and the SPI controller will automatically read the data from memory. The SPI_TX_SRC define the memory address from which SPI controller starts to read data.

1100A00C SPI_RX_DST SPI RX Destination Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI_RX_DST															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI_RX_DST															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_RX_DST	SPI_RX_DST	If RX_DMA_EN is set, the received data from the MISO line will be move to memory automatically by the SPI controller. The SPI_RX_DST define the memory address to which the SPI controller starts to store the data.

1100A010 SPI_TX_DATA SPI TX DATA FIFO 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI_TX_DATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI_TX_DATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_TX_DATA	SPI_TX_DATA	The depth of the TX FIFO is 32-bytes. Write to this register will write 4 bytes to the TX FIFO. The TX FIFO pointer will automatically move toward the next four bytes. Read from this register will read 4 bytes from the FIFO, and the TX FIFO pointer automatically moves toward the next four bytes.

1100A014 SPI_RX_DATA SPI RX DATA FIFO 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SPI_RX_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPI_RX_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SPI_RX_DATA	SPI_RX_DATA	The depth of the RX FIFO is 32-bytes. Read from this register will read 4 bytes from the RX FIFO. The RX FIFO pointer will automatically move toward the next four bytes. Write to this register will write 4 bytes to the FIFO, and the RX FIFO pointer automatically moves toward the next four bytes.

1100A018 SPI_CMD SPI Command Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															PAUSE_IE	FINISH_IE
Type															RW	RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX_ENDIA_N	RX_ENDIA_N	RXMSBF	TXMSBF	TX_DMA_N	RX_DMA_N	CPOL	CPHA	CS_POL	SAMPLE_SELECTOR	CS_DEASSERT_EN	PAUSE_EN		RST	RESUME	CMD_ACT
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		RW	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0

Bit(s)	Mnemonic	Name	Description
17	PAUSE_IE	PAUSE_IE	The interrupt enable bit of pause flag in SPI Status register.
16	FINISH_IE	FINISH_IE	The interrupt enable bit of finish flag in SPI Status register.
15	TX_ENDIAN	TX_ENDIAN	This bit defines whether to reverse the endian order of the data DMA from memory.
14	RX_ENDIAN	RX_ENDIAN	Default (0) is not to reverse. Only support DMA mode. This bit defines whether to reverse the endian order of the data DMA to memory.
13	RXMSBF	RXMSBF	Default (0) is not to reverse. Indicate the data received from MISO line is MSB first or not. Set RXMSBF to 1 for MSB first, otherwise set it to 0.
12	TXMSBF	TXMSBF	Indicate the data sent on MOSI line is MSB first or not.
11	TX_DMA_EN	TX_DMA_EN	Set TXMSBF to 1 for MSB first, otherwise set it to 0. This bit is the DMA mode enable bit of the data to be transmitted. Default (0) is not to enable.
10	RX_DMA_EN	RX_DMA_EN	This bit is the DMA mode enable bit of the data being received. Default (0) is not to enable.
9	CPOL	CPOL	This bit is the control bit of the SCK polarity. 0 is CPOL = 0, 1 is CPOL = 1.
8	CPHA	CPHA	This bit defines the SPI Clock Format 0 or SPI Clock Format 1 during transmission.
7	CS_POL	CS_POL	0 is CPHA = 0, 1 is CPHA = 1. This bit is the control bit of chip select polarity.
6	SAMPLE_SEL	SAMPLE_SEL	0 is active low. 1 is active high This bit is the control bit of sample edge of miso.
5	CS_DEASSERT_EN	CS_DEASSERT_EN	0 is postive edge. 1 is negative edge This bit is the enable bit of the chip select de-assertion mode
4	PAUSE_EN	PAUSE_EN	Set 1 to enable this mode. This bit is the enable bit of the pause mode.
2	RST	RST	Set 1 to enable this mode. The software reset bit. When this bit is 1, software reset is active high.
1	RESUME	RESUME	The default value is 0. This bit is used when controller is in PAUSE IDLE state.
0	CMD_ACT	CMD_ACT	Write 1 to this bit triggers the SPI controller resume transfer from PAUSE IDLE state. The command activate bit. Write 1 to this bit triggers the SPI controller starts the transaction.

1100A01C SPI_STATUS0 SPI Status 0 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															PAUSE	FINISH
Type															RC	RC
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1	PAUSE	PAUSE	The interrupt status bit in pause mode. It will be set by the SPI controller when it completes the transaction, entering the PAUSE IDLE state.
0	FINISH	FINISH	The interrupt status bit in non-pause mode. It will be set by the SPI controller when it completes the transaction, entering the IDLE state.

1100A020 SPI STATUS1 SPI Status 1 Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																BUSY
Type																RO
Reset																1

Bit(s)	Mnemonic	Name	Description
0	BUSY	BUSY	This status flag reflects the SPI controller is busy or not. This bit is low active, i.e. 0 represents the SPI controller is busy now. 1'b:idle 1'bo:busy

1100A024 SPI PAD MACRO SEL SPI pad_macro selection Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																PAD_MACRO_SEL
Type																RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2:0	PAD_MACRO_SEL	PAD_MACRO_SEL	Selects PAD group spi to use

1100A028 SPI CFG2 SPI Configuration 2 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SCK_LOW_COUNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SCK_HIGH_COUNT															



Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	SCK_LOW_COUNT	SCK_LOW_COUNT	The SCK clock low time = (SCK_LOW_COUNT+1) * CLK_PERIOD.
15:0	SCK_HIGH_COUNT	SCK_HIGH_COUNT	The SCK clock high time = (SCK_HIGH_COUNT+1) * CLK_PERIOD.

3.8 AUXADC

Module name: AUXADC Base address: (+11001000h)

Address	Name	Width	Register Function
11001000	<u>AUXADC CON0</u>	32	AUXADC Control Register 0
11001004	<u>AUXADC CON1</u>	32	AUXADC Control Register 1
11001008	<u>AUXADC CON1 SET</u>	32	AUXADC Control Set Register 1
1100100C	<u>AUXADC CON1 CLR</u>	32	AUXADC Control Clear Register 1
11001010	<u>AUXADC CON2</u>	32	AUXADC Control Register 2
11001014~ 11001050	<u>AUXADC DAT[n]</u> (n=0~15)	32	AUXADC Channel n Register
11001054	<u>AUXADC TS DEBT0</u>	32	Touch Screen Debounce Time 0
11001058	<u>AUXADC TS DEBT1</u>	32	Touch Screen Debounce Time 1
1100105C	<u>AUXADC TS CMD</u>	32	Touch Screen Sample Command
11001060	<u>AUXADC TS ADDR</u>	32	Touch Screen Sample Address
11001064	<u>AUXADC TS CON0</u>	32	Touch Screen Control 0
11001068	<u>AUXADC TS CON1</u>	32	Touch Screen Control 1
1100106C	<u>AUXADC TS CON2</u>	32	Touch Screen Control 2
11001070	<u>AUXADC TS CON3</u>	32	Touch Screen Control 3 (Removed)
11001074	<u>AUXADC TS DAT0</u>	32	Touch Screen Sample Data 0
11001078	<u>AUXADC TS DAT1</u>	32	Touch Screen Sample Data 1
1100107C	<u>AUXADC TS DAT2</u>	32	Touch Screen Sample Data 2
11001080	<u>AUXADC TS DAT3</u>	32	Touch Screen Sample Data 3
11001084	<u>AUXADC DET VOLT</u>	32	AUXADC Background Detected Control
11001088	<u>AUXADC DET SEL</u>	32	AUXADC Background Detected Channel
1100108C	<u>AUXADC DET PERIOD</u>	32	Background Detection Period
11001090	<u>AUXADC DET DEBT</u>	32	Background Detection Debounce
11001094	<u>AUXADC MISC</u>	32	AUXADC Misc Control
11001098	<u>AUXADC ECC</u>	32	AUXADC ECC Control (Removed)
1100109C	<u>AUXADC SAMPLE LIST</u>	32	AUXADC Sample List
110010A0	<u>AUXADC ABIST PERIOD</u>	32	AUXADC ABIST Control
110010A4	<u>AUXADC TST</u>	32	AUXADC Test Control
110010B0	<u>AUXADC SPL EN</u>	32	AUXADC SPL Enable
110010B4	<u>AUXADC SPL CFG0</u>	32	AUXADC SPL Config 0
110010B8	<u>AUXADC SPL CFG1</u>	32	AUXADC SPL Config 1
110010BC	<u>AUXADC SPL CFG2</u>	32	AUXADC SPL Config 2
110010C0	<u>AUXADC SPL CFG3</u>	32	AUXADC SPL Config 3
110010C4	<u>AUXADC SPL CFG4</u>	32	AUXADC SPL Config 4
110010C8	<u>AUXADC SPL CFG5</u>	32	AUXADC SPL Config 5
110010CC	<u>AUXADC SPL CFG6</u>	32	AUXADC SPL Config 6
110010D0	<u>AUXADC SPL CFG7</u>	32	AUXADC SPL Config 7
11001100	<u>AUXADC TS RAW CON</u>	32	AUXADC TS RAW Batch Control

Address	Name	Width	Register Function
11001104	<u>AUXADC TS AUTO TIME INTVL</u>	32	AUXADC TS Auto Time Interval
11001108	<u>AUXADC AUXIF CFG0</u>	32	AUXADC AUXIF Config 0
1100110C	<u>AUXADC AUXIF CFG1</u>	32	AUXADC AUXIF Config 1
11001200~1100121C	<u>AUXADC TS RAW X_DAT[n] (n=0~7)</u>	32	AUXADC TS RAW Batch X_DATn
11001220~1100123C	<u>AUXADC TS RAW Y_DAT[n] (n=0~7)</u>	32	AUXADC TS RAW Batch Y_DATn
11001240~1100125C	<u>AUXADC TS RAW Z1_DAT[n] (n=0~7)</u>	32	AUXADC TS RAW Batch Z1_DATn
11001260~1100127C	<u>AUXADC TS RAW Z2_DAT[n] (n=0~7)</u>	32	AUXADC TS RAW Batch Z2_DATn

11001000 AUXADC CON AUXADC Control Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTOSET15	AUTOSET14	AUTOSET13	AUTOSET12	AUTOSET11	AUTOSET10	AUTOSET9	AUTOSET8	AUTOSET7	AUTOSET6	AUTOSET5	AUTOSET4	AUTOSET3	AUTOSET2	AUTOSET1	AUTOSET0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	AUTOSET15	AUTOSET15	Enables auto set for CH15 0: Not AUTOSET mode 1: AUTOSET mode
14	AUTOSET14	AUTOSET14	Enables auto set for CH14 0: Not AUTOSET mode 1: AUTOSET mode
13	AUTOSET13	AUTOSET13	Enables auto set for CH13 0: Not AUTOSET mode 1: AUTOSET mode
12	AUTOSET12	AUTOSET12	Enables auto set for CH12 0: Not AUTOSET mode 1: AUTOSET mode
11	AUTOSET11	AUTOSET11	Enables auto set for CH11 0: Not AUTOSET mode 1: AUTOSET mode
10	AUTOSET10	AUTOSET10	Enables auto set for CH10 0: Not AUTOSET mode 1: AUTOSET mode
9	AUTOSET9	AUTOSET9	Enables auto set for CH09 0: Not AUTOSET mode 1: AUTOSET mode

Bit(s)	Mnemonic	Name	Description
8	AUTOSET8	AUTOSET8	Enables auto set for CH08 0: Not AUTOSET mode 1: AUTOSET mode
7	AUTOSET7	AUTOSET7	Enables auto set for CH07 0: Not AUTOSET mode 1: AUTOSET mode
6	AUTOSET6	AUTOSET6	Enables auto set for CH06 0: Not AUTOSET mode 1: AUTOSET mode
5	AUTOSET5	AUTOSET5	Enables auto set for CH05 0: Not AUTOSET mode 1: AUTOSET mode
4	AUTOSET4	AUTOSET4	Enables auto set for CH04 0: Not AUTOSET mode 1: AUTOSET mode
3	AUTOSET3	AUTOSET3	Enables auto set for CH03 0: Not AUTOSET mode 1: AUTOSET mode
2	AUTOSET2	AUTOSET2	Enables auto set for CH02 0: Not AUTOSET mode 1: AUTOSET mode
1	AUTOSET1	AUTOSET1	Enables auto set for CH01 0: Not AUTOSET mode 1: AUTOSET mode
0	AUTOSET0	AUTOSET0	Enables auto set for CH00 0: Not AUTOSET mode 1: AUTOSET mode

11001004 AUXADC_CON
1

AUXADC Control Register 1

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IMM15	IMM14	IMM13	IMM12	IMM11	IMM10	IMM9	IMM8	IMM7	IMM6	IMM5	IMM4	IMM3	IMM2	IMM1	IMM0
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	IMM15	IMM15	Channel 15 immediate mode 0: Channel 15 is not selected. 1: Channel 15 is selected.
14	IMM14	IMM14	Channel 14 immediate mode 0: Channel 14 is not selected. 1: Channel 14 is selected.
13	IMM13	IMM13	Channel 13 immediate mode 0: Channel 13 is not selected. 1: Channel 13 is selected.
12	IMM12	IMM12	Channel 12 immediate mode 0: Channel 12 is not selected. 1: Channel 12 is selected.
11	IMM11	IMM11	Channel 11 immediate mode

Bit(s)	Mnemonic	Name	Description
10	IMM10	IMM10	0: Channel 11 is not selected. 1: Channel 11 is selected. Channel 10 immediate mode
9	IMM9	IMM9	0: Channel 10 is not selected. 1: Channel 10 is selected. Channel 9 immediate mode
8	IMM8	IMM8	0: Channel 9 is not selected. 1: Channel 9 is selected. Channel 8 immediate mode
7	IMM7	IMM7	0: Channel 8 is not selected. 1: Channel 8 is selected. Channel 7 immediate mode
6	IMM6	IMM6	0: Channel 7 is not selected. 1: Channel 7 is selected. Channel 6 immediate mode
5	IMM5	IMM5	0: Channel 6 is not selected. 1: Channel 6 is selected. Channel 5 immediate mode
4	IMM4	IMM4	0: Channel 5 is not selected. 1: Channel 5 is selected. Channel 4 immediate mode
3	IMM3	IMM3	0: Channel 4 is not selected. 1: Channel 4 is selected. Channel 3 immediate mode
2	IMM2	IMM2	0: Channel 3 is not selected. 1: Channel 3 is selected. Channel 2 immediate mode
1	IMM1	IMM1	0: Channel 2 is not selected. 1: Channel 2 is selected. Channel 1 immediate mode
0	IMM0	IMM0	0: Channel 1 is not selected. 1: Channel 1 is selected. Channel 0 immediate mode

11001008 AUXADC_CON AUXADC Control Set Register 1 00000000
1 SET

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				SET1 2	SET1 1	SET1 0	SET9	SET8	SET7	SET6	SET5	SET4	SET3	SET2	SET1	SET0
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12	SET12	SET12	Sets up Channel 12 immediate mode
11	SET11	SET11	Sets up Channel 11 immediate mode
10	SET10	SET10	Sets up Channel 10 immediate mode
9	SET9	SET9	Sets up Channel 9 immediate mode

Bit(s)	Mnemonic	Name	Description
8	SET8	SET8	Sets up Channel 8 immediate mode
7	SET7	SET7	Sets up Channel 7 immediate mode
6	SET6	SET6	Sets up Channel 6 immediate mode
5	SET5	SET5	Sets up Channel 5 immediate mode
4	SET4	SET4	Sets up Channel 4 immediate mode
3	SET3	SET3	Sets up Channel 3 immediate mode
2	SET2	SET2	Sets up Channel 2 immediate mode
1	SET1	SET1	Sets up Channel 1 immediate mode
0	SET0	SET0	Sets up Channel 0 immediate mode

1100100C AUXADC CON AUXADC Control Clear Register 00000000
1 CLR 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				CLR1 2	CLR1 1	CLR1 0	CLR9	CLR8	CLR7	CLR6	CLR5	CLR4	CLR3	CLR2	CLR1	CLR0
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12	CLR12	CLR12	Clears Channel 12 immediate mode
11	CLR11	CLR11	Clears Channel 11 immediate mode
10	CLR10	CLR10	Clears Channel 10 immediate mode
9	CLR9	CLR9	Clears Channel 9 immediate mode
8	CLR8	CLR8	Clears Channel 8 immediate mode
7	CLR7	CLR7	Clears Channel 7 immediate mode
6	CLR6	CLR6	Clears Channel 6 immediate mode
5	CLR5	CLR5	Clears Channel 5 immediate mode
4	CLR4	CLR4	Clears Channel 4 immediate mode
3	CLR3	CLR3	Clears Channel 3 immediate mode
2	CLR2	CLR2	Clears Channel 2 immediate mode
1	CLR1	CLR1	Clears Channel 1 immediate mode
0	CLR0	CLR0	Clears Channel 0 immediate mode

11001010 AUXADC CON AUXADC Control Register 2 00000000
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	OLD_S TATU S_EN	NEW_SPL SHRE F_EN	NEW_DFMB _EN	NEW_SHRE F_PW DB_E N	EN_P UWAI T	DUAL TOU CH_E N			SOFT _RST							ADC STA
Type	RW	RW	RW	RW	RW	RW			RW							RO
Reset	0	0	0	0	0	0			0							0

Bit(s)	Mnemonic	Name	Description
15	OLD_TS_STATUS_EN	OLD_TS_STATUS_EN	Uses old TS STATUS logic (MT6575 method) 0: Disable 1: Enable
14	NEW_SPL_SHREF_EN	NEW_SPL_SHREF_EN	Uses new logic 0: Disable 1: Enable
13	NEW_DFMB_EN	NEW_DFMB_EN	Uses new logic 0: Disable 1: Enable
12	NEW_SHREF_PWDB_EN	NEW_SHREF_PWDB_EN	Uses new logic 0: Disable 1: Enable
11	PUW	EN_PUWAIT	Enables power warm-up This field enables the power warm-up period to ensure power stability before the SAR process takes place. It is unnecessary to activate this field. The warm-up period is about 56 ADC clock cycles. 0: Does not enable 1: Enable
10	DUAL_TOUCH_EN	DUAL_TOUCH_EN	Enables dual touch 0: Disable 1: Enable
7	RST	SOFT_RST	Software resets AUXADC FSM. ADC status of AUXADC 0: Idle status 1: Busy status
0	STA	ADC_STA	

11001014~ **AUXADC_DAT** **AUXADC Channel n Register** 00000000
11001050 **[n](n=0~15)**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RDYn	DATn											
Type				RO	RO											
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12	RDY0	RDYn	AUXADC channel n data ready Cleared after the register is read. 0: Not ready 1: Ready
11:0	DAT0	DATn	AUXADC channel n data Stores the sampled data for channel n.

11001054 **AUXADC_TS** **Touch Screen Debounce Time 0** 00002000
DEBT0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TS_DEB_TIME0															
Type	RW															
Reset			1	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13:0	DEB0	TS_DEB_TIME0	TS de-bounce time 0 When the analog touch screen IRQ signal is set from low to high, AUXADC will issue an interrupt after the de-bounce time. De-bounce time = (TS_DEB_TIME0*30) us

11001058 AUXADC TS **Touch Screen Debounce Time 1** **00002000**
DEBT1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TS_DEB_TIME1															
Type	RW															
Reset			1	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13:0	DEB1	TS_DEB_TIME1	TS de-bounce time 1 When the analog touch screen IRQ signal is set from high to low, AUXADC will issue an interrupt after the de-bounce time. De-bounce time = (TS_DEB_TIME1*30) us

1100105C AUXADC TS **Touch Screen Sample Command** **00000000**
CMD

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													TS_MODE	TS_SEDF	TS_PD	
Type													RW	RW	RW	
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3	MODE	TS_MODE	Selects TS sample bits Select the sample resolution. 0: 12-bit resolution 1: 10-bit resolution
2	SEDF	TS_SEDF	Selects TS single differential

Bit(s)	Mnemonic	Name	Description
1:0	PD	TS_PD	Mode selection 0: Differential mode 1: single-end mode TS power-down mode Powers down control for analog IRQ signal and touch screen sample control signal. 2'b00: Turn on Y-_drive signal and PDN_sh_ref 2'b01: Turn on PDN_IRQ and PDN_sh_ref 2'b10: Reserved 2'b11: Turn on PDN_IRQ

11001060 AUXADC TS **Touch Screen Sample Address** **00000000**
ADDR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														TS_ADDRESS		
Type														RW		
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2:0	ADR	TS_ADDRESS	TS address Defines which x, y or z data to sample. 3'b001: Y position 3'b011: Z1 position 3'b100: Z2 position 3'b101: X position Others: Reserved

11001064 AUXADC TS **Touch Screen Control 0** **00000000**
CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRQS EL														TS_S TATUS	TS_T IRGGER
Type	RW														A1	RW
Reset	0														0	0

Bit(s)	Mnemonic	Name	Description
15	IRQSEL	IRQSEL	Selects PENIRQ interrupt 0: Interrupt occurs when touch screen is touched and released. 1: Interrupt occurs only when touch screen is released.
1	STS	TS_STATUS	Touch screen status that is only valid when IRQ

Bit(s)	Mnemonic	Name	Description
0	TRG	TS_TIRGGER	<p>is accepted 0: Not touched 1: Touched</p> <p>Triggers touch screen sample 0: No action 1: When SW writes 1, AUXADC will trigger the touch screen process. After the finish of the sampling process of touch screen, this bit will be de-asserted.</p>

11001068 AUXADC TS **Touch Screen Control 1** **00000100**
CON1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TS_FAV_DELAY								TS_FAV_EN	TS_FAV_COORD_SEL	INVALID	ADD_TWO_SAMPLES	FAVSEL	TS_FAV_ACC_LOOPCNT		
Type	RW								RW	RW	W1C	RW	RW	RW		
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	ADEL	TS_FAV_DELAY	<p>TS FAV-Batch mode latency Delay time between each loop of FAV-Batch mode sampling 8'd0: Add 0 T then start another loop 8'd255: Add 255 T then start another loop</p>
7	FAVEN	TS_FAV_EN	<p>Enables TS FAV-Batch mode Enables touch screen FAV-Batch mode by setting this bit to 1. When the loop is finished, it will be de-asserted 0: FAV-Batch mode does not act. 1: FAV-Batch mode acts.</p>
6:5	COORDSEL	TS_FAV_COORD_SEL	<p>Selects TS FAV-Batch mode coordinate If this register is set to 2'b00, the result will be put to TS_DAT0. If this register is set to 2'b10 or 2'b11, the result will be put to TS_DAT0, TS_DAT1 respectively. If this register is set to 2'b01, the result will be put to TS_DAT0, TS_DAT1, TS_DAT2 and TS_DAT3 respectively. 2'b00: Use AUXADC_TS_ADDR as sample address. Only one address is used. 2'b01: Sample address sequence = X -> Y -> Z1 -> Z2 2'b10: Sample address sequence = X1 -> Y1 -> X2 -> Y2 2'b11: Sample address sequence = Z1 -> Z2</p>
4	INVALID	INVALID	<p>Invalid flag indicating that PENIRQ goes to high and AUXADC is debouncing in FAV-Batch mode, Raw-Batch mode or auto-fetch sampling The flag is write-clear. 0: Does not occur 1: Occur (write-clear)</p>
3	ASAMP	ADD_TWO_SAMPLE	<p>Enables additional two samples If TS_FAV_EN is on, the loop count will be TS_FAV_ACC_LOOPCNT+2, and the maximum and minimum sample will be discarded.</p>

Bit(s)	Mnemonic	Name	Description
2	FAVSEL	FAVSEL	0: Disable 1: Enable Selects TS FAV-Batch mode trigger 0: Software trigger 1: Hardware automatic time trigger
1:0	LCNT	TS_FAV_ACC_LOO PCNT	Selects TS FAV-Batch mode accumulation mode If TS_FAV_EN is on and the loop count is selected, the result will be averaged and put to dedicated TS_DATX registers. 2'b00: Auto sequential mode is repeated for 1 time. 2'b01: Auto sequential mode is repeated for 4 times. 2'b10: Auto sequential mode is repeated for 8 times. 2'b11: Auto sequential mode is repeated for 16 times.

1100106C AUXADC TS **Touch Screen Control 2** **00000020**
CON2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name								SPLNUM_TS_EN	SPLNUM_TS											
Type								RW	RW											
Reset								0	0	0	1	0	0	0	0	0				

Bit(s)	Mnemonic	Name	Description
8	SPLNUM_TS_EN	SPLNUM_TS_EN	Enables TS SPL signal duration extension 0: Disable. SPL duration will be 4T of AUXADC clock only. 1: Enable. Use this register for SPL duration
7:0	SPLNUM_TS	SPLNUM_TS	TS SPL/XX_DRV signal duration 7'd0: Reserved 7'd1: SPL and YP/XP/YM/XM_DRV period = (1+3)T of AUXADC clock 7'd255: SPL and YP/XP/YM/XM_DRV period = (255+3)T of AUXADC clock

11001070 AUXADC TS **Touch Screen Control 3** **00000000**
CON3 **(Removed)**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PULLSEL															
Type	RW															
Reset	0															

Bit(s)	Mnemonic	Name	Description
15	PULLSEL	PULLSEL	Pull-up resistance 0: 55K ohm 1: 90K ohm

11001074 AUXADC TS **Touch Screen Sample Data 0** **00000000**
DAT0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					TS_DAT0											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	TDAT0	TS_DAT0	TS data register 0 Stores the touch screen sample data 0 and is also used to store data from A/D in TS sample mode (TS_FAV_EN =0). After the auto sequential mode is finished, the 10/12-bit result will be stored in this register [9:0]/[11:0] as normal operation. If the sample mode is 12-bit, the 12-bit data will be stored in the register [11:0]. If the sample mode is 10-bit, the 10-bit data will be stored in the register [9:0].

11001078 AUXADC TS **Touch Screen Sample Data 1** **00000000**
DAT1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					TS_DAT1											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	TDAT1	TS_DAT1	TS data register 1 Stores the touch screen sample data 1 and is also used to store data from A/D in TS sample mode (TS_FAV_EN =0). After the auto sequential mode is finished, the 10/12-bit result will be stored in this register [9:0]/[11:0] as normal operation. If the sample mode is 12-bit, the 12-bit data will be stored in the register [11:0]. If the sample mode is 10-bit, the 10-bit data will be stored in the register [9:0].

1100107C AUXADC TS **Touch Screen Sample Data 2** **00000000**
DAT2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					TS_DAT2											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	TDAT2	TS_DAT2	<p>TS data register 2 Stores the touch screen sample data 2 and is also used to store data from A/D in TS sample mode (TS_FAV_EN =0). After the auto sequential mode is finished, the 10/12-bit result will be stored in this register [9:0]/[11:0] as normal operation. If the sample mode is 12-bit, the 12-bit data will be stored in the register [11:0]. If the sample mode is 10-bit, the 10-bit data will be stored in the register [9:0].</p>

11001080 AUXADC TS **Touch Screen Sample Data 3** **00000000**
DAT3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					TS_DAT3											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	TDAT3	TS_DAT3	<p>TS data register 3 Stores the touch screen sample data 3. After the auto sequential mode is finished, the 10/12-bit result will be stored in this register [9:0]/[11:0] as normal operation. If the sample mode is 12-bit, the 12-bit data will be stored in the register [11:0]. If the sample mode is 10-bit, the 10-bit data will be stored in the register [9:0].</p>

11001084 AUXADC DET **AUXADC Background Detected** **00000000**
VOLT **Control**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INV				VOL											
Type	RW				RW											
Reset	0				0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	INV	INV	Controls background detected When the battery voltage is higher or lower than pre-defined voltage (VOLT), the interrupt will be issued to AP. 0: Lower 1: Higher
11:0	VOL	VOL	

11001088 AUXADC_DET_SEL **AUXADC Background Detected Channel** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													CHSEL			
Type													RW			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0	CHSEL	CHSEL	Channel to be sampled in background 0x0: Channel 0 0x1: Channel 1 ... 0x8: Channel 8 Others: Reserved

1100108C AUXADC_DET_PERIOD **Background Detection Period** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			BG_DET_PERIOD													
Type			RW													
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13:0	BGDET	BG_DET_PERIOD	Background sample period When this value is not 0, the background detection will be activated automatically and other ADC sampling functions will be stopped. The counter counts by 32K

Bit(s)	Mnemonic	Name	Description
			clock. When counter value is bigger than DET_PERIOD, the detection will be activated.

11001090 AUXADC DET **Background Detection** **00000001**
DEBT **Debounce**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			BG_DEBT_TIME														
Type			RW														
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
13:0	BGTIME	BG_DEBT_TIME	Background de-bounce time When the number of the detected channel is higher or lower than the pre-defined voltage and exceeds "debounce_time", the interrupt will be issued.

11001094 AUXADC MIS **AUXADC Misc Control** **00000008**
C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INVALID_NONSTOP						ECC_EN	EN_TS_AUTO_SAMPLE_AFT_IRQ	DIV							
Type	RW						RW	RW	RW							
Reset	0						0	0	0	0	0	0	1	0	0	0

Bit(s)	Mnemonic	Name	Description
15	NONSTOP	INVALID_NONSTOP	FAV-Batch and RAW-Batch mode will terminate the current sampling when INVALID in AUXADC_TS_CON1 occurs. 0: Stop 1: Non-stop
9	ECC_EN	ECC_EN	Enables ADC ECC control AUXADC_ECC controls the bit to do ECC. 0: Disable 1: Enable
8	ENASAMP	EN_TS_AUTO_SAMPLE_AFT_IRQ	Auto samples TS data when ts_irq_ana is asserted 0: Disable 1: Enable

Bit(s)	Mnemonic	Name	Description
7:0	DIV	DIV	Internal divide count value 0x0~3: Reserved. Should not be used. 0x4: A/D clock = 26MHz clock/4 0x5: A/D clock = 26MHz clock/5 0x6: A/D clock = 26MHz clock/6 0x7: A/D clock = 26MHz clock/7 0x8: A/D clock = 26MHz clock/8 = 3.25MHz (default) 0x9 ~ 0xFF: Programmable

11001098 AUXADC ECC **AUXADC ECC Control** **00000081**
(Removed)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SAMP LE_L IST1 6								ECC1				ECC0			
Type	RO								RW				RW			
Reset	0								1	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
15	SAMPLE_LIST16	SAMPLE_LIST16	Sample list bit 16 (TS sample)
7:4	ECC1	ECC1	
3:0	ECC0	ECC0	

1100109C AUXADC SAM
PLE LIST **AUXADC Sample List** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SAMPLE_LIST															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	SAMPLE_LIST	SAMPLE_LIST	Hardware sample list for debugging

110010A0 AUXADC ABI
ST PERIOD **AUXADC ABIST Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TP_ABIST_EN	ABIST_MODE_EN								ABIST_SPL_PERIOD						
Type	RW	RW								RW						
Reset	0	0								0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	EN	TP_ABIST_EN	Enables touch panel ABIST mode TP will sample when TP_ABIST_EN=1 and ABIST_MODE_EN=1. 0: Disable 1: Enable
14	MODE_EN	ABIST_MODE_EN	Enables ABIST mode 0: Disable 1: Enable
6:0	PERIOD	ABIST_SPL_PERIOD	Period of two different samples One period is a ADC clock.

110010A4 AUXADC_TST AUXADC Test Control 00000100

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUXADC_AUTORPT_PRD										AUXADC_AUTORPT_EN	AUXADC_TEST_SEL	AUXADC_TEST_MODE			
Type	RW										RW	RW	RW			
Reset	0	0	0	0	0	0	0	0	1					0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	AUXADC_AUTORPT_PRD	AUXADC_AUTORPT_PRD	Period of auto-start
2	AUXADC_AUTORPT_EN	AUXADC_AUTORPT_EN	Enables AUXADC auto start mode_xoo0D_ 0: Disable 1: Enable
1	AUXADC_TEST_SEL	AUXADC_TEST_SEL	Selects AUXADC test mode_xoo0D_ 0: In test mode. CHSEL from GPI 1: In test mode. CHSEL from REG
0	AUXADC_TEST_MODE	AUXADC_TEST_MODE	Enables AUXADC test mode_xoo0D_ 0: Disable. Normal mode 1: Enable. Use auxadc_test_in from GPI

110010B0 AUXADC_SPL_EN AUXADC SPL Enable 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX15_EN	SPLNUM_AUX14_EN	SPLNUM_AUX13_EN	SPLNUM_AUX12_EN	SPLNUM_AUX11_EN	SPLNUM_AUX10_EN	SPLNUM_AUX09_EN	SPLNUM_AUX08_EN	SPLNUM_AUX07_EN	SPLNUM_AUX06_EN	SPLNUM_AUX05_EN	SPLNUM_AUX04_EN	SPLNUM_AUX03_EN	SPLNUM_AUX02_EN	SPLNUM_AUX01_EN	SPLNUM_AUX00_EN
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	SPLNUM_AUX15_EN	SPLNUM_AUX15_EN	Enables AUX15 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_ 1: Enable. Use SPLNUM_AUX15 for this register for SPL duration.
14	SPLNUM_AUX14_EN	SPLNUM_AUX14_EN	Enables AUX14 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_ 1: Enable. Use SPLNUM_AUX14 for this register for SPL duration.
13	SPLNUM_AUX13_EN	SPLNUM_AUX13_EN	Enables AUX13 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_ 1: Enable. Use SPLNUM_AUX13 for this register for SPL duration.
12	SPLNUM_AUX12_EN	SPLNUM_AUX12_EN	Enables AUX12 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_ 1: Enable. Use SPLNUM_AUX12 for this register for SPL duration.
11	SPLNUM_AUX11_EN	SPLNUM_AUX11_EN	Enables AUX11 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_ 1: Enable. Use SPLNUM_AUX11 for this register for SPL duration.
10	SPLNUM_AUX10_EN	SPLNUM_AUX10_EN	Enables AUX10 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_ 1: Enable. Use SPLNUM_AUX10 for this register for SPL duration.
9	SPLNUM_AUX09_EN	SPLNUM_AUX09_EN	Enables AUX09 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_ 1: Enable. Use SPLNUM_AUX09 for this register for SPL duration.
8	SPLNUM_AUX08_EN	SPLNUM_AUX08_EN	Enables AUX08 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_ 1: Enable. Use SPLNUM_AUX08 for this register for SPL duration.
7	SPLNUM_AUX07_EN	SPLNUM_AUX07_EN	Enables AUX07 SPL signal duration

Bit(s)	Mnemonic	Name	Description
N			extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_. 1: Enable. Use SPLNUM_AUX07 for this register for SPL duration.
6	SPLNUM_AUX06_E	SPLNUM_AUX06_E N	Enables AUX06 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_. 1: Enable. Use SPLNUM_AUX06 for this register for SPL duration.
5	SPLNUM_AUX05_E	SPLNUM_AUX05_E N	Enables AUX05 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_. 1: Enable. Use SPLNUM_AUX05 for this register for SPL duration.
4	SPLNUM_AUX04_E	SPLNUM_AUX04_E N	Enables AUX04 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_. 1: Enable. Use SPLNUM_AUX04 for this register for SPL duration.
3	SPLNUM_AUX03_E	SPLNUM_AUX03_E N	Enables AUX03 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_. 1: Enable. Use SPLNUM_AUX03 for this register for SPL duration.
2	SPLNUM_AUX02_E	SPLNUM_AUX02_E N	Enables AUX02 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_. 1: Enable. Use SPLNUM_AUX02 for this register for SPL duration.
1	SPLNUM_AUX01_E	SPLNUM_AUX01_E N	Enables AUX01 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_. 1: Enable. Use SPLNUM_AUX01 for this register for SPL duration.
0	SPLNUM_AUX00_E	SPLNUM_AUX00_E N	Enables AUX00 SPL signal duration extension_x000D_ 0: Disable. SPL duration will be 4T of AUXADC clock only_x000D_. 1: Enable. Use SPLNUM_AUX00 for this register for SPL duration.

110010B4 AUXADC SPL
CFG0

AUXADC SPL Config 0

00002020

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX01								SPLNUM_AUX00							
Type	RW								RW							

Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
15:8	SPLNUM_AUX01	SPLNUM_AUX01	
7:0	SPLNUM_AUX00	SPLNUM_AUX00	

110010B8 AUXADC SPL CFG1 **AUXADC SPL Config 1** **00002020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX03							SPLNUM_AUX02								
Type	RW							RW								
Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	SPLNUM_AUX03	SPLNUM_AUX03	
7:0	SPLNUM_AUX02	SPLNUM_AUX02	

110010BC AUXADC SPL CFG2 **AUXADC SPL Config 2** **00002020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX05							SPLNUM_AUX04								
Type	RW							RW								
Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	SPLNUM_AUX05	SPLNUM_AUX05	
7:0	SPLNUM_AUX04	SPLNUM_AUX04	

110010Co AUXADC SPL CFG3 **AUXADC SPL Config 3** **00002020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX07							SPLNUM_AUX06								
Type	RW							RW								
Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	SPLNUM_AUX07	SPLNUM_AUX07	
7:0	SPLNUM_AUX06	SPLNUM_AUX06	

110010C4 AUXADC SPL CFG4 **AUXADC SPL Config 4** **00002020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX09								SPLNUM_AUX08							
Type	RW								RW							
Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	SPLNUM_AUX09	SPLNUM_AUX09	
7:0	SPLNUM_AUX08	SPLNUM_AUX08	

110010C8 AUXADC SPL CFG5 **AUXADC SPL Config 5** **00002020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX11								SPLNUM_AUX10							
Type	RW								RW							
Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	SPLNUM_AUX11	SPLNUM_AUX11	
7:0	SPLNUM_AUX10	SPLNUM_AUX10	

110010CC AUXADC SPL CFG6 **AUXADC SPL Config 6** **00002020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX13								SPLNUM_AUX12							
Type	RW								RW							
Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	SPLNUM_AUX13	SPLNUM_AUX13	

Bit(s)	Mnemonic	Name	Description
7:0	SPLNUM_AUX12	SPLNUM_AUX12	

110010D0 AUXADC SPL **AUXADC SPL Config 7** **00002020**
CFG7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SPLNUM_AUX15								SPLNUM_AUX14							
Type	RW								RW							
Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	SPLNUM_AUX15	SPLNUM_AUX15	
7:0	SPLNUM_AUX14	SPLNUM_AUX14	

11001100 AUXADC TS **AUXADC TS RAW Batch Control** **00000000**
RAW CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RAW BATC H_EN	STAR T	ABOR T
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	EN	RAW_BATCH_EN	Used in touch panel Raw-batch mode sampling mode When the function is enabled, hardware will auto sample touch panel values according to the sample interval TS_AUTO_COUNT. It will sample 8 times for X/Y/Z1/Z2 position.
1	START	START	Triggers RAW-batch mode sample The read value is only valid in RAW-batch mode.
0	ABORT	ABORT	Aborts RAW-batch mode sample

11001104 AUXADC TS **AUXADC TS Auto Time Interval** **000000A0**
AUTO TIME
INTVL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TS_AUTO_COUNT															
Type	RW															
Reset							0	0	1	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9:0	TS_AUTO_COUNT	TS_AUTO_COUNT	Sample interval of the RAW-batch and FAV-batch mode Default valu: 0xA0*30us = 4.8ms

11001108 AUXADC_AUX IF_CFG0 **AUXADC_AUXIF Config 0** **00002020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RG_AUXIF_AUTORPT_PRD								RG_AUXIF_AUTORPT_EN	RG_AUXIF_START_NUM						RG_AUXIF_START	RG_AUXIF_RSV
Type	RW								RW	RW						RW	RW
Reset	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
15:8	TS_AUTO_COUNT	RG_AUXIF_AUTORPT_PRD	Period of auto-start for auxif
7		RG_AUXIF_AUTORPT_EN	Enables auto start mode_xooD_ 0: Disable 1: Enable
6:2		RG_AUXIF_START_NUM	
1		RG_AUXIF_START	
0		RG_AUXIF_RSV	

1100110C AUXADC_AUX IF_CFG1 **AUXADC_AUXIF Config 1** **00000002**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_AUXIF_RSV0								RG_AUXIF_RSV1						RG_AUXIF_ST_INV	RG_AUXIF_TEST_MODE
Type	RW								RW						RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
15:8		RG_AUXIF_RSVO	
7:2		RG_AUXIF_RSV1	
1		RG_AUXIF_ST_INV	Enables auxif inversion mode_x000D_ 0: High active 1: Low active
0		RG_AUXIF_TEST_MODE	Enables auxif test mode_x000D_ 0: Disable. Normal mode 1: Enable. Use auxadc_test_in from GPI

11001200~ AUXADC TS AUXADC TS RAW Batch 00000000
1100121C RAW X DAT X_DATn
[n](n=0~7)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					X_DATn											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	X_DATn	X_DATn	Stores 12-bit sampled touch panel X-bias data Used in touch panel RAW-batch mode sampling.

11001220~ AUXADC TS AUXADC TS RAW Batch 00000000
1100123C RAW Y DAT Y_DATn
[n](n=0~7)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Y_DATn											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	Y_DATn	Y_DATn	Stores 12-bit sampled touch panel Y-bias data Used in touch panel RAW-batch mode sampling.

11001240~ AUXADC TS AUXADC TS RAW Batch 00000000
1100125C RAW Z1 DAT Z1_DATn
[n](n=0~7)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Z1_DATn											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	Z1_DATn	Z1_DATn	Stores 12-bit sampled touch panel Z1-bias data Used in touch panel RAW-batch mode sampling.

11001260~ AUXADC TS **AUXADC TS RAW Batch** **00000000**
1100127C RAW Z2 DAT **Z2_DATn**
[n](n=0~7
)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Z2_DATn											
Type					RO											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:0	Z2_DATn	Z2_DATn	Stores 12-bit sampled touch panel Z2-bias data Used in touch panel RAW-batch mode sampling.

3.9 I2C/SCCB Controller

Module name: i2co Base address: (+11007000h)

Address	Name	Width	Register Function
11007000	<u>DATA_PORT</u>	16	Data Port Register
11007004	<u>SLAVE_ADDR</u>	16	Slave Address Register
11007008	<u>INTR_MASK</u>	16	Interrupt Mask Register
1100700C	<u>INTR_STAT</u>	16	Interrupt Status Register
11007010	<u>CONTROL</u>	16	Control Register
11007014	<u>TRANSFER_LEN</u>	16	Transfer Length Register
11007018	<u>TRANSAC_LEN</u>	16	Transaction Length Register (Number of Transfers per Transaction)
1100701C	<u>DELAY_LEN</u>	16	Inter Delay Length Register
11007020	<u>TIMING</u>	16	Timing Control Register
11007024	<u>START</u>	16	Start Register
11007028	<u>EXT_CONF</u>	16	Extension Configuration Register
11007030	<u>FIFO_STAT</u>	16	FIFO Status Register
11007034	<u>FIFO_THRESH</u>	16	FIFO Thresh Register
11007038	<u>FIFO_ADDR_CLR</u>	16	FIFO Address Clear Register
11007040	<u>IO_CONFIG</u>	16	IO Config Register
11007044	<u>DEBUG</u>	16	Reserved Debug Register
11007048	<u>HS</u>	16	High Speed Mode Register
11007050	<u>SOFTRESET</u>	16	Soft Reset Register
11007054	<u>I2Co I2CREG HW CG EN</u>	16	HW DCM Enable
11007064	<u>DEBUGSTAT</u>	16	Debug Status Register
11007068	<u>DEBUGCTRL</u>	16	Debug Control Register
1100706C	<u>TRANSFER_LEN_A UX</u>	16	Transfer Length Register (Number of Bytes per Transfer)

11007000 DATA_PORT **Data Port Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									DATA_PORT									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	DATA_PORT	DATA_PORT	<p>This is the FIFO access port.</p> <p>During master write sequences (slave_addr[0] = 0), this port can be written by APB. During master read sequences (slave_addr[0] = 1), this port can be read by APB.</p> <p><i>Note: Slave_addr should be set correctly before accessing the FIFO.</i></p> <p>(For debugging only) If the fifo_apb_debug bit is set,</p>

Bit(s)	Mnemonic	Name	Description
			the FIFO can be read and written by APB.

11007004 SLAVE_ADDR Slave Address Register 000000BF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SLAVE_ADDR							
Type									RW							
Reset									1	0	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
7:0	SLAVE_ADDR	SLAVE_ADDR	Specifies slave address of the device to be accessed Bit 0 is defined by the I2C protocol as a bit that indicates the direction of transfer. 0: Master write 1: Master read

11007008 INTR_MASK Interrupt Mask Register 000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									SPARE				MAS_ARB_LOST	MAS_HS_NACKERR	MAS_ACKERR	MAS_TRANSAC_COMP
Type									RW				RW	RW	RW	RW
Reset									1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
7:4	Spare	SPARE	Reserved
3	MAS_ARB_LOST	MAS_ARB_LOST	Set this value to 0 to mask ARB_LOST interrupt signal.
2	MAS_HS_NACKERR	MAS_HS_NACKERR	Set this value to 0 to mask HS_NACKERR interrupt signal.
1	MAS_ACKERR	MAS_ACKERR	Set this value to 0 to mask ACK_ERR interrupt signal.
0	MAS_TRANSAC_COMP	MAS_TRANSAC_COMP	Set this value to 0 to mask TRANSAC_COMP interrupt signal.

1100700C INTR_STAT Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												RS_MULTIPLE	ARB_LOST	HS_NACKERR	ACKERR	TRANSAC_COMP
Type												W1C	W1C	W1C	W1C	W1C
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4		RS_MULTIPLE	
3	ARB_LOST	ARB_LOST	This status will be asserted if the I2C controller loses arbitration.
2	HS_NACKERR	HS_NACKERR	This status will be asserted if HS master code NACK error detection is enabled. If enabled, HS master code NACK ERR will cause transaction to end and stop will be issued.
1	ACKERR	ACKERR	This status will be asserted if ACK error detection is enabled. If enabled, ACKERR will cause transaction to end and stop will be issued.
0	TRANSAC_COMP	TRANSAC_COMP	This status will be asserted when a transaction has completed successfully.

11007010 CONTROL Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										TRANSFER_LENGTH_CHANGE	ACKERR_DET_EN	DIR_CHANGE	CLK_EXT_EN	DMA_EN	RS_STOP	
Type										RW	RW	RW	RW	RW	RW	
Reset										0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
6	TRANSFER_LENGTH_CHANGE	TRANSFER_LENGTH_CHANGE	Specifies whether or not to change the transfer length after the first transfer is completed If enabled, the transfers after the first transfer will use the transfer_len_aux parameter.
5	ACKERR_DET_EN	ACKERR_DET_EN	Enables slave ACK error detection When enabled, if slave ACK error is detected, the master should terminate the transaction by issuing a STOP condition then asserting ACKERR interrupt. MCU should handle this case appropriately then reset the FIFO address before reissuing the transaction again. If this option is disabled, the controller will ignore slave ACK error and keep on the scheduled transaction. 0: Disable 1: Enable
4	DIR_CHANGE	DIR_CHANGE	For combined transfer format, where the direction of transfer is to be changed from write to read after the first RS condition Note: When set to 1, the transfers after the direction

Bit(s)	Mnemonic	Name	Description
3	CLK_EXT_EN	CLK_EXT_EN	change will be based on the transfer_len_aux parameter. 0: Disable 1: Enable I2C spec allows slaves to hold the SCL line low if it is not yet ready for further processing. Therefore, if this bit is set to 1, the master controller will enter a high wait state until the slave releases the SCL line.
2	DMA_EN	DMA_EN	By default, this is disabled and FIFO data should be manually prepared by MCU. This default setting should be used for transfer sizes of smaller than 8 data bytes and no multiple transfer is configured. When enabled, DMA requests are turned on, and the FIFO data should be prepared in memory.
1	RS_STOP	RS_STOP	In LS/FS mode, this bit affects multi-transfer transaction only. It controls whether or not REPEATED-START condition is used between transfers. The last ending transfer always ends with a STOP. In HS mode, set this bit to 1. 0: Use STOP 1: Use REPEATED-START

11007014 TRANSFER_L **Transfer Length Register** **00000001**
EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TRANSFER_LEN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
15:0		TRANSFER_LEN	Indicates the number of data bytes to be transferred in one transfer unit (excluding slave address byte) <i>Note: Set this value to bigger than 1; otherwise no transfer will take place.</i>

11007018 TRANSAC_LE **Transaction Length Register** **00000001**
N **(Number of Transfers per Transaction)**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TRANSFER_LEN															
Type	RW															

Reset									0	0	0	0	0	0	0	1
--------------	--	--	--	--	--	--	--	--	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
7:0	TRANSFER_LEN	TRANSFER_LEN	Indicates the number of transfers to be transferred in one transaction <i>Note: Set this value to bigger than 1; otherwise no transfer will take place.</i>

1100701C DELAY_LEN Inter Delay Length Register 00000002

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									DELAY_LEN									
Type									RW									
Reset									0	0	0	0	0	0	1	0		

Bit(s)	Mnemonic	Name	Description
7:0	DELAY_LEN	DELAY_LEN	Sets up wait delay between consecutive transfers when RS_STOP bit is set to 0 The unit is the same as half pulse width.

11007020 TIMING Timing Control Register 00001303

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA_READ_ADJ	DATA_READ_TIME				SAMPLE_CNT_DIV					STEP_CNT_DIV					
Type	RW	RW				RW					RW					
Reset	0	0	0	1		0	1	1			0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
15	DATA_READ_ADJ	DATA_READ_ADJ	When set to 1, data latch in sampling time during master reads will be adjusted according to DATA_READ_TIME value. Otherwise, by default data are latched in at half of the high pulse width point. Set this value to smaller than or equal to half the high pulse width.
14:12	DATA_READ_TIME	DATA_READ_TIME	This value is valid only when DATA_READ_ADJ is set to 1. This can be used to adjust so that data are latched in at earlier sampling points (assuming data is settled by then).
10:8	SAMPLE_CNT_DIV	SAMPLE_CNT_DIV	(For LS/FS only) Adjusts width of each sample Sample width = sample_cnt_div*1/13MHz

Bit(s)	Mnemonic	Name	Description
5:0	STEP_CNT_DIV	STEP_CNT_DIV	Specifies the number of samples per half pulse width (i.e. each high or low pulse)

11007024 START **Start Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RS_STOP_MULTIPLE_CONFIG	RS_STOP_MULTIPLE_TRIG	RS_STOP_MULTIPLE_TRIG_CLR													START
Type	RW	RW	RO													RW
Reset	0	0	0													0

Bit(s)	Mnemonic	Name	Description
15	RS_STOP_MULTIPLE_CONFIG	RS_STOP_MULTIPLE_CONFIG	Enables multiple R/W, length and slave address with rs_stop transfer
14	RS_STOP_MULTIPLE_TRIG	RS_STOP_MULTIPLE_TRIG	Triggers the next transfer when enabling multiple R/W, length and slave address with rs_stop transfer
13	RS_STOP_MULTIPLE_TRIG_CLR	RS_STOP_MULTIPLE_TRIG_CLR	Clears rs_stop_mul_trig for the next transfer
0	START	START	Starts transaction on the bus It is auto de-asserted at the end of the transaction.

11007028 EXT_CONF **Extension Configuration Register** **00001800**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EXT_TIME															EXT_EN
Type	RW															RW
Reset	0	0	0	1	1	0	0	0								0

Bit(s)	Mnemonic	Name	Description
15:8		EXT_TIME	Configurable extension time of start condition Time unit: 1/4*BASE_CLOCK_PERIOD Note: The max. value is {0xFF-SAMPLE_CNT_DIV}.
0	EXT_EN	EXT_EN	Used for standard mode only (baud rate is up to 100kHz) This option decides to perform the extension of start/stop condition. If enabled, perform the extension; otherwise not. 0: Disable

Bit(s)	Mnemonic	Name	Description
1: Enable			

11007030 FIFO_STAT **FIFO Status Register** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RD_ADDR				WR_ADDR				FIFO_OFFSET						WR_FULL	RD_EMPTY
Type	RO				RO				RO						RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0			0	1

Bit(s)	Mnemonic	Name	Description
15:12	RD_ADDR	RD_ADDR	Current RD address pointer Only bit [2:0] has physical meaning.
11:8	WR_ADDR	WR_ADDR	Current WR address pointer Only bit [2:0] has physical meaning.
7:4	FIFO_OFFSET	FIFO_OFFSET	wr_addr[3:0] - rd_addr[3:0]
1	WR_FULL	WR_FULL	Indicates FIFO is full
0	RD_EMPTY	RD_EMPTY	Indicates FIFO is empty.

11007034 FIFO_THRESH **FIFO Thresh Register** **00000700**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						TX_TRIG_THRESH									RX_TRIG_THRESH	
Type						RW									RW	
Reset						1	1	1						0	0	0

Bit(s)	Mnemonic	Name	Description
10:8	TX_TRIG_THRESH	TX_TRIG_THRESH	When TX FIFO level is below this value, TX DMA request will be asserted.
2:0	RX_TRIG_THRESH	RX_TRIG_THRESH	When RX FIFO level is above this value, RX DMA request will be asserted.

11007038 FIFO_ADDR_CLR **FIFO Address Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																	FIFO_ADDR_CLR
Type																	WO
Reset																	0

Bit(s)	Mnemonic	Name	Description
0	FIFO_ADDR_CLR	FIFO_ADDR_CLR	When written 1, a one pulse fifo_addr_clr will be generated to clear the FIFO address back to 0.

11007040 IO_CONFIG IO Config Register 00000003

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IDLE_OE_EN	IO_SYNC_EN	SDA_IO_CONFIG	SCL_IO_CONFIG
Type													RW	RW	RW	RW
Reset													0	0	1	1

Bit(s)	Mnemonic	Name	Description
3	IDLE_OE_EN	IDLE_OE_EN	
2	IO_SYNC_EN	IO_SYNC_EN	(For debugging only) When set to 1, SCL and SDA inputs will be first dual synced by belck_ck. This should not be required. Only reserved for debugging.
1	SDA_IO_CONFIG	SDA_IO_CONFIG	
0	SCL_IO_CONFIG	SCL_IO_CONFIG	

11007044 DEBUG Reserved Debug Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														DEBUG		
Type														RW		
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2:0	DEBUG	DEBUG	

11007048 HS High Speed Mode Register 00000102

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		HS_SAMPLE_CNT_DIV				HS_STEP_CNT_DIV				MASTER_CODE					HS_NACKERR_DET_EN	HS_EN
Type		RW				RW				RW					RW	RW
Reset		0	0	0		0	0	1		0	0	0			1	0

Bit(s)	Mnemonic	Name	Description
14:12	HS_SAMPLE_CNT_DIV	HS_SAMPLE_CNT_DIV	When high-speed mode is entered after the master code transfer has been completed, the sample width will become dependent on this parameter.
10:8	HS_STEP_CNT_DIV	HS_STEP_CNT_DIV	When high-speed mode is entered after the master code transfer has been completed, the number of samples per half pulse width will become dependent on this value.
6:4	MASTER_CODE	MASTER_CODE	3-bit programmable value for the master code to be transmitted
1	HS_NACKERR_DET_EN	HS_NACKERR_DET_EN	Enables NACKERR detection during the master code transmission When enabled, if NACK is not received after master code has been transmitted, the transaction will be terminated with a STOP condition.
0	HS_EN	HS_EN	Enables high-speed transaction <i>Note: Also set rs_stop to 1.</i>

11007050 **SOFTRESET** Soft Reset Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SOFT_RESET
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	SOFT_RESET	SOFT_RESET	When written 1, a one pulse soft reset will be used as synchronous reset to reset the I2C internal hardware circuits.

11007054 **I2Co I2CRE G HW CG EN** HW DCM Enable 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																DCM_EN
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0		DCM_EN	Enables HW DCM function Default: Disable 0: Disable 1: Enable

11007064 DEBUGSTAT **Debug Status Register** **00000020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BUS_BUSY	MASTER_WRITE	MASTER_READ	MASTER_STATE				
Type									RO	RO	RO	RO				
Reset									0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7	BUS_BUSY	BUS_BUSY	(For debugging only) Valid when bus_detect_en is 1 1: Start transaction has been detected and no stop condition has been detected yet.
6	MASTER_WRITE	MASTER_WRITE	For debugging only 1: Current transfer is in the master write dir.
5	MASTER_READ	MASTER_READ	For debugging only 1: Current transfer is in the master read dir.
4:0	MASTER_STATE	MASTER_STATE	(For debugging only) Reads back the current master_state 0: Idle state 1: I2C master is preparing for sending out the start bit, SCL=1, SDA=1 2: I2C master is sending out the start bit, SCL=1, SDA=0 3: I2C master/slave is preparing for transmitting data bit, SCL=0, SDA=data bit (data bit can be changed when SCL=0) 4: I2C master/slave is transmitting data bit, SCL=1, SDA=data bit (data bit is stable when SCL=1) 5: I2C master/slave is preparing for transmitting ACK bit, SCL=0, SDA=ack (ACK bit can be changed when SCL=0) 6: I2C master/slave is transmitting ACK bit, SCL=1, SDA=0 (ACK bit is stable when SCL=1) 7: I2C master is preparing for sending out stop bit or repeated-start bit, SCL=0, SDA=0/1 (0: stop bit; 1: repeated-start bit);

Bit(s)	Mnemonic	Name	Description
			8: I2C master is sending out stop bit or repeated-start bit, SCL=1, SDA=1/o (1: stop bit; 0: repeated-start bit)
			9: I2C master is in delay start between two transfers, SCL=1, SDA=1
			10: I2C master is in FIFO wait state. For writing transaction, FIFO is empty and I2C master is waiting for DMA controller writing data into FIFO; for reading transaction, FIFO is full and I2C master is waiting for DMA controller reading data from FIFO, SCL=0, SDA=do not care
			12: I2C master is preparing for sending out data bit of master code. This state is used only in high-speed transaction, SCL=0, SDA=data bit of master code (data bit of master code can be changed when SCL=0)
			13: I2C master is sending out data bit of master code. This state is used only in high-speed transaction, SCL=1, SDA=data bit of master code (data bit of master code is stable when SCL=1)
			14: I2C master/slave is preparing for transmitting NACK bit, SCL=0, SDA=nack bit (NACK bit can be changed when SCL=0). This state is used only in high-speed transaction.
			15: I2C master/slave is transmitting NACK bit, SCL=1, SDA=1. This state is used only in high-speed transaction.

11007068 DEBUGCTRL **Debug Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															APB_DEBUG_RD	FIFO_APB_DEBUG
Type															WO	RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1	APB_DEBUG_RD	APB_DEBUG_RD	Only valid when fifo_apb_debug = 1 Write this register to generate a one pulsed FIFO APB RD signal for reading the FIFO data.
0	FIFO_APB_DEBUG	FIFO_APB_DEBUG	For trace32 debugging When using trace32 and the memory map is shown, turn this bit on to block the normal APB read access. APB read access to the FIFO will then be enabled by writing apb_debug_rd. 0: Disable 1: Enable

1100706C TRANSFER_LEN_AUX **Transfer Length Register (Number of Bytes per Transfer)** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TRANSFER_LEN_AUX															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
15:0	TRANSFER_LEN_A UX	TRANSFER_LEN_A UX	<p>Only valid when dir_change or transfer_len_change = 1</p> <p>Indicates the number of data bytes to be transferred in one transfer unit (excluding slave address byte) for the transfers following the direction change. That is, if dir_change =1, the first write transfer length will depend on transfer_len, while the second read transfer length will depend on transfer_len_aux. Dir change is always after the first transfer.</p> <p><i>Note: Set this value to bigger than 1; otherwise no transfer will take place.</i></p>

Module name: i2c_dual Base address: (+1100e000h)

Address	Name	Width	Register Function
1100E000	<u>DATA_PORT</u>	16	Data Port Register
1100E004	<u>SLAVE_ADDR</u>	16	Slave Address Register
1100E008	<u>INTR_MASK</u>	16	Interrupt Mask Register
1100E00C	<u>INTR_STAT</u>	16	Interrupt Status Register
1100E010	<u>CONTROL</u>	16	Control Register
1100E014	<u>TRANSFER_LEN</u>	16	Transfer Length Register
1100E018	<u>TRANSAC_LEN</u>	16	Transaction Length Register (Number of Transfers per Transaction)
1100E01C	<u>DELAY_LEN</u>	16	Inter Delay Length Register
1100E020	<u>TIMING</u>	16	Timing Control Register
1100E024	<u>START</u>	16	Start Register
1100E030	<u>FIFO_STAT</u>	16	FIFO Status Register
1100E034	<u>FIFO_THRESH</u>	16	FIFO Thresh Register
1100E038	<u>FIFO_ADDR_CLR</u>	16	FIFO Address Clear Register
1100E040	<u>IO_CONFIG</u>	16	IO Config Register
1100E044	<u>DEBUG</u>	16	Reserved Debug Register
1100E048	<u>HS</u>	16	High Speed Mode Register
1100E050	<u>SOFTRESET</u>	16	Soft Reset Register
1100E064	<u>DEBUGSTAT</u>	16	Debug Status Register
1100E068	<u>DEBUGCTRL</u>	16	Debug Control Register
1100E080	<u>CH2_DATA_PORT</u>	16	Channel 2 Data Port Register
1100E084	<u>CH2_SLAVE_ADDR</u>	16	Channel 2 Slave Address Register
1100E088	<u>CH2_INTR_MASK</u>	16	Channel 2 Interrupt Mask Register
1100E08C	<u>CH2_INTR_STAT</u>	16	Channel 2 Interrupt Status Register

Address	Name	Width	Register Function
1100E090	CH2 CONTROL	16	Channel 2 Control Register
1100E094	CH2 TRANSFER LEN	16	Channel 2 Transfer Length Register
1100E098	CH2 TRANSAC LEN	16	Channel 2 Transaction Length Register (Number of Transfers per Transaction)
1100E09C	CH2 DELAY LEN	16	Channel 2 Inter Delay Length Register
1100E0A0	CH2 TIMING	16	Channel 2 Timing Control Register
1100E0A4	CH2 START	16	Channel 2 Start Register
1100E0B0	CH2 FIFO STAT	16	Channel 2 FIFO Status Register
1100E0B8	CH2 FIFO ADDR CLR	16	Channel 2 FIFO Address Clear Register

1100E000 DATA_PORT Data Port Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									DATA_PORT									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	DATA_PORT	DATA_PORT	<p>This is the FIFO access port.</p> <p>During master write sequences (slave_addr[0] = 0), this port can be written by APB. During master read sequences (slave_addr[0] = 1), this port can be read by APB.</p> <p><i>Note: Slave_addr should be set correctly before accessing the FIFO.</i></p> <p>(For debugging only) If the fifo_apb_debug bit is set, the FIFO can be read and written by APB.</p>

1100E004 SLAVE_ADDR Slave Address Register 000000BF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									SLAVE_ADDR									
Type									RW									
Reset									1	0	1	1	1	1	1	1		

Bit(s)	Mnemonic	Name	Description
7:0	SLAVE_ADDR	SLAVE_ADDR	<p>Specifies slave address of the device to be accessed</p> <p>Bit 0 is defined by the I2C protocol as a bit that indicates the direction of transfer.</p>

Bit(s)	Mnemonic	Name	Description
			0: Master write 1: Master read

1100E008 INTR_MASK **Interrupt Mask Register** **00000007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														MAS_HS_NACKERR	MAS_ACKERR	MAS_TRANSAC_COMP
Type														RW	RW	RW
Reset														1	1	1

Bit(s)	Mnemonic	Name	Description
2	MAS_HS_NACKERR	MAS_HS_NACKERR	Set this value to 0 to mask HS_NACKERR interrupt signal.
1	MAS_ACKERR	MAS_ACKERR	Set this value to 0 to mask ACK_ERR interrupt signal.
0	MAS_TRANSAC_COMP MP	MAS_TRANSAC_COMP MP	Set this value to 0 to mask TRANSAC_COMP interrupt signal.

1100E00C INTR_STAT **Interrupt Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														HS_NACKERR	ACKERR	TRANSAC_COMP
Type														W1C	W1C	W1C
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	HS_NACKERR	HS_NACKERR	This status will be asserted if HS master code NACK error detection is enabled. If enabled, HS master code NACK ERR will cause transaction to end and stop will be issued.
1	ACKERR	ACKERR	This status will be asserted if ACK error detection is enabled. If enabled, ACKERR will cause transaction to end and stop will be issued.
0	TRANSAC_COMP	TRANSAC_COMP	This status will be asserted when a transaction has completed successfully.

1100E010 CONTROL **Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										TRANSFER_LEN_CHANGE	ACKERR_DET_EN	DIR_CHANGE	CLK_EXT_EN	DMA_EN	RS_STOP	
Type										RW	RW	RW	RW	RW	RW	
Reset										0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
6	TRANSFER_LEN_CHANGE	TRANSFER_LEN_CHANGE	Specifies whether or not to change the transfer length after the first transfer is completed If enabled, the transfers after the first transfer will use the transfer_len_aux parameter.
5	ACKERR_DET_EN	ACKERR_DET_EN	Enables slave ACK error detection When enabled, if slave ACK error is detected, the master should terminate the transaction by issuing a STOP condition then asserting ACKERR interrupt. MCU should handle this case appropriately then reset the FIFO address before reissuing the transaction again. If this option is disabled, the controller will ignore slave ACK error and keep on the scheduled transaction. 0: Disable 1: Enable
4	DIR_CHANGE	DIR_CHANGE	For combined transfer format, where the direction of transfer is to be changed from write to read after the first RS condition Note: When set to 1, the transfers after the direction change will be based on the transfer_len_aux parameter. 0: Disable 1: Enable
3	CLK_EXT_EN	CLK_EXT_EN	I2C spec allows slaves to hold the SCL line low if it is not yet ready for further processing. Therefore, if this bit is set to 1, the master controller will enter a high wait state until the slave releases the SCL line.
2	DMA_EN	DMA_EN	By default, this is disabled and FIFO data should be manually prepared by MCU. This default setting should be used for transfer sizes of smaller than 8 data bytes and no multiple transfer is configured. When enabled, DMA requests are turned on, and the FIFO data should be prepared in memory.
1	RS_STOP	RS_STOP	In LS/FS mode, this bit affects multi-transfer transaction only. It controls whether or not REPEATED-START condition is used between transfers. The last ending transfer always ends with a STOP. In HS mode, set this bit to 1. 0: Use STOP 1: Use REPEATED-START

1100E014 TRANSFER_L

Transfer Length Register

00000101

EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				TRANSFER_LEN_AUX				TRANSFER_LEN								
Type				RW				RW								
Reset				0	0	0	0	1	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
12:8		TRANSFER_LEN_AUX UX	Valid only when dir_change is set to 1. Indicates the number of data bytes to be transferred in one transfer unit (excluding slave address byte) for the transfers following the direction change. That is, if dir_change =1, the first write transfer length will depend on transfer_len, and the second read transfer length will depend on transfer_len_aux. Dir change is always after the first transfer. <i>Note: Set this value to bigger than 1; otherwise no transfer will take place.</i>
7:0		TRANSFER_LEN	Indicates the number of data bytes to be transferred in one transfer unit (excluding slave address byte) <i>Note: Set this value to bigger than 1; otherwise no transfer will take place.</i>

1100E018 TRANSAC_LEN **Transaction Length Register** **00000001**
N
(Number of Transfers per Transaction)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									TRANSFER_LEN							
Type									RW							
Reset									0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
7:0	TRANSFER_LEN	TRANSFER_LEN	Indicates the number of transfers to be transferred in one transaction <i>Note: Set this value to bigger than 1; otherwise no transfer will take place.</i>

1100E01C DELAY_LEN **Inter Delay Length Register** **00000002**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DELAY_LEN															
Type	RW															
Reset									0	0	0	0	0	0	1	0

Bit(s)	Mnemonic	Name	Description
7:0	DELAY_LEN	DELAY_LEN	Sets up wait delay between consecutive transfers when RS_STOP bit is set to 0. The unit is the same as half pulse width.

1100E020 TIMING **Timing Control Register** **00001303**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA_READ_ADJ	DATA_READ_TIME				SAMPLE_CNT_DIV					STEP_CNT_DIV					
Type	RW	RW				RW					RW					
Reset	0	0	0	1		0	1	1			0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
15	DATA_READ_ADJ	DATA_READ_ADJ	When set to 1, data latch in sampling time during master reads will be adjusted according to DATA_READ_TIME value. Otherwise, by default data are latched in at half of the high pulse width point. Set this value to smaller than or equal to half the high pulse width.
14:12	DATA_READ_TIME	DATA_READ_TIME	This value is valid only when DATA_READ_ADJ is set to 1. This can be used to adjust so that data are latched in at earlier sampling points (assuming data is settled by then).
10:8	SAMPLE_CNT_DIV	SAMPLE_CNT_DIV	(For LS/FS only) Adjusts width of each sample Sample width = sample_cnt_div*1/13MHz
5:0	STEP_CNT_DIV	STEP_CNT_DIV	Specifies the number of samples per half pulse width (i.e. each high or low pulse)

1100E024 START **Start Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RS_STOP_MULTIPLE_CONFIG	RS_STOP_MULTIPLE_TRIGGER	RS_STOP_MULTIPLE_TRIGGER													START

			R													
Type	RW	RW	RO													RW
Reset	0	0	0													0

Bit(s)	Mnemonic	Name	Description
15	RS_STOP_MULTIP LE_CONFIG	RS_STOP_MULTIP LE_CONFIG	Enables multiple R/W, length and slave address with rs_stop transfer
14	RS_STOP_MULTIP LE_TRIG	RS_STOP_MULTIP LE_TRIG	Triggers the next transfer when enabling multiple R/W, length and slave address with rs_stop transfer
13	RS_STOP_MULTIP LE_TRIG_CLR	RS_STOP_MULTIP LE_TRIG_CLR	Clears rs_stop_mul_trig for the next transfer
0	START	START	Starts transaction on the bus It is auto de-asserted at the end of the transaction.

1100E030 FIFO_STAT **FIFO Status Register** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RD_ADDR				WR_ADDR				FIFO_OFFSET						WR_FULL	RD_EMPTY
Type	RO				RO				RO						RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0		0	1

Bit(s)	Mnemonic	Name	Description
15:12	RD_ADDR	RD_ADDR	Current RD address pointer Only bit [2:0] has physical meaning.
11:8	WR_ADDR	WR_ADDR	Current WR address pointer Only bit [2:0] has physical meaning.
7:4	FIFO_OFFSET	FIFO_OFFSET	wr_addr[3:0] - rd_addr[3:0]
1	WR_FULL	WR_FULL	Indicates FIFO is full
0	RD_EMPTY	RD_EMPTY	Indicates FIFO is empty.

1100E034 FIFO_THRES_H **FIFO Thresh Register** **00000700**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						TX_TRIG_THRESH								RX_TRIG_THRESH		
Type						RW								RW		
Reset						1	1	1						0	0	0

Bit(s)	Mnemonic	Name	Description
10:8	TX_TRIG_THRESH	TX_TRIG_THRESH	When TX FIFO level is below this value, TX DMA request will be asserted.
2:0	RX_TRIG_THRESH	RX_TRIG_THRESH	When RX FIFO level is above this value, RX DMA

Bit(s)	Mnemonic	Name	Description
			request will be asserted.

1100E038 FIFO_ADDR_CLR **FIFO Address Clear Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																FIFO_ADDR_CLR
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	FIFO_ADDR_CLR	FIFO_ADDR_CLR	When written 1, a one pulse fifo_addr_clr will be generated to clear the FIFO address back to 0.

1100E040 IO_CONFIG **IO Config Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													IDLE_OE_EN	IO_SYNC_EN	SDA_IO_CONFIG	SCL_IO_CONFIG
Type													WO	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3	IDLE_OE_EN	IDLE_OE_EN	
2	IO_SYNC_EN	IO_SYNC_EN	(For debugging only) When set to 1, SCL and SDA inputs will be first dual synced by belk_ck. This should not be required. Only reserved for debugging.
1	SDA_IO_CONFIG	SDA_IO_CONFIG	
0	SCL_IO_CONFIG	SCL_IO_CONFIG	

1100E044 DEBUG **Reserved Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																	DEBUG		
Type																	RW		
Reset																	0	0	0

Bit(s)	Mnemonic	Name	Description
2:0	DEBUG	DEBUG	

1100E048 HS High Speed Mode Register 00000102

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		HS_S AMPL E_CN T_DI V				HS_STEP_CNT_D IV				MASTER_CODE					HS_N ACKE RR_D ET_E N	HS_E N
Type		RW				RW				RW					RW	RW
Reset		0	0	0		0	0	1		0	0	0			1	0

Bit(s)	Mnemonic	Name	Description
14:12	HS_SAMPLE_CNT_ DIV	HS_SAMPLE_CNT_ DIV	When high-speed mode is entered after the master code transfer has been completed, the sample width will become dependent on this parameter.
10:8	HS_STEP_CNT_DI V	HS_STEP_CNT_DI V	When high-speed mode is entered after the master code transfer has been completed, the number of samples per half pulse width will become dependent on this value.
6:4	MASTER_CODE	MASTER_CODE	3-bit programmable value for the master code to be transmitted
1	HS_NACKERR_DET _EN	HS_NACKERR_DET _EN	Enables NACKERR detection during the master code transmission When enabled, if NACK is not received after master code has been transmitted, the transaction will be terminated with a STOP condition.
0	HS_EN	HS_EN	Enables high-speed transaction <i>Note: Also set rs_stop to 1.</i>

1100E050 SOFTRESET Soft Reset Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																SOFT RES ET
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	SOFT_RESET	SOFT_RESET	When written 1, a one pulse soft reset will be used as synchronous reset to reset the I2C internal hardware circuits.

1100E064 DEBUGSTAT Debug Status Register 00002020

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			CH2_MASTER_WRITE	CH2_MASTER_READ	CH2_MASTER_STATE					BUS_BUSY	MASTER_WRITE	MASTER_READ	MASTER_STATE			
Type			RO	RO	RO					RO	RO	RO	RO			
Reset			1	0	0	0	0	0		0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
13		CH2_MASTER_WRITE	
12		CH2_MASTER_READ	
11:8		CH2_MASTER_STATE	
6	BUS_BUSY	BUS_BUSY	(For debugging only) Valid when bus_detect_en is 1 1: Start transaction has been detected and no stop condition has been detected yet.
5	MASTER_WRITE	MASTER_WRITE	For debugging only 1: Current transfer is in the master write dir.
4	MASTER_READ	MASTER_READ	For debugging only 1: Current transfer is in the master read dir.
3:0	MASTER_STATE	MASTER_STATE	(For debugging only) Reads back the current master_state 0: Idle state 1: I2C master is preparing for sending out the start bit, SCL=1, SDA=1 2: I2C master is sending out the start bit, SCL=1, SDA=0 3: I2C master/slave is preparing for transmitting data bit, SCL=0, SDA=data bit (data bit can be changed when SCL=0) 4: I2C master/slave is transmitting data bit, SCL=1, SDA=data bit (data bit is stable when SCL=1) 5: I2C master/slave is preparing for transmitting ACK bit, SCL=0, SDA=ack (ACK bit can be changed when SCL=0) 6: I2C master/slave is transmitting ACK bit, SCL=1, SDA=0 (ACK bit is stable when SCL=1) 7: I2C master is preparing for sending out stop bit or repeated-start bit, SCL=0, SDA=0/1 (0: stop bit; 1: repeated-start bit); 8: I2C master is sending out stop bit or repeated-start bit, SCL=1, SDA=1/0 (1: stop bit; 0: repeated-start bit) 9: I2C master is in delay start between two transfers, SCL=1, SDA=1 10: I2C master is in FIFO wait state. For writing

Bit(s)	Mnemonic	Name	Description
			transaction, FIFO is empty and I2C master is waiting for DMA controller writing data into FIFO; for reading transaction, FIFO is full and I2C master is waiting for DMA controller reading data from FIFO, SCL=0, SDA=do not care
			12: I2C master is preparing for sending out data bit of master code. This state is used only in high-speed transaction, SCL=0, SDA=data bit of master code (data bit of master code can be changed when SCL=0)
			13: I2C master is sending out data bit of master code. This state is used only in high-speed transaction, SCL=1, SDA=data bit of master code (data bit of master code is stable when SCL=1)
			14: I2C master/slave is preparing for transmitting NACK bit, SCL=0, SDA=nack bit (NACK bit can be changed when SCL=0). This state is used only in high-speed transaction.
			15: I2C master/slave is transmitting NACK bit, SCL=1, SDA=1. This state is used only in high-speed transaction.

1100E068 DEBUGCTRL **Debug Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CH2 APB_ DEBU G_RD	APB_ DEBU G_RD	FIFO APB_ DEBU G_RD
Type														WO	WO	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	CH2_APB_DEBUG	CH2_APB_DEBUG_RD	
1	APB_DEBUG_RD	APB_DEBUG_RD	Only valid when fifo_apb_debug = 1 Write this register to generate a one pulsed FIFO APB RD signal for reading the FIFO data.
0	FIFO_APB_DEBUG	FIFO_APB_DEBUG	For trace32 debugging When using trace32 and the memory map is shown, turn this bit on to block the normal APB read access. APB read access to the FIFO will then be enabled by writing apb_debug_rd. 0: Disable 1: Enable

1100E080 CH2_DATA_P **Channel 2 Data Port Register** **00000000**
ORT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CH2_DATA_PORT															
Type	RW															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	CH2_DATA_PORT	CH2_DATA_PORT	<p>This is the FIFO access port. During master write sequences (slave_addr[0] = 0), this port can be written by APB. During master read sequences (slave_addr[0] = 1), this port can be read by APB. <i>Note: Slave_addr should be set correctly before accessing the FIFO.</i> (For debugging only) If the fifo_apb_debug bit is set, the FIFO can be read and written by APB.</p>

1100E084 CH2_SLAVE_ADDR **Channel 2 Slave Address Register** **000000BF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CH2_SLAVE_ADDR															
Type	RW															
Reset									1	0	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
7:0	CH2_SLAVE_ADDR	CH2_SLAVE_ADDR	<p>Specifies slave address of the device to be accessed Bit 0 is defined by the I2C protocol as a bit that indicates the direction of transfer. 0: Master write 1: Master read</p>

1100E088 CH2_INTR_MASK **Channel 2 Interrupt Mask Register** **00000003**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															CH2_MAS_ACKERR	CH2_MAS_TRAN_SAC_COMP
Type															RW	RW
Reset															1	1

Bit(s)	Mnemonic	Name	Description
1	CH2_MAS_ACKERR	CH2_MAS_ACKERR	Set this value to 0 to mask ACK_ERR interrupt signal.
0	CH2_MAS_TRANSAC_COMP	CH2_MAS_TRANSAC_COMP	Set this value to 0 to mask TRANSAC_COMP interrupt signal.

1100E08C CH2_INTR_S TAT **Channel 2 Interrupt Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															CH2_ACKERR	CH2_TRANSAC_COMP
Type															W1C	W1C
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1	CH2_ACKERR	CH2_ACKERR	This status will be asserted if ACK error detection is enabled. If enabled, ACKERR will cause transaction to end and stop will be issued.
0	CH2_TRANSAC_COMP	CH2_TRANSAC_COMP	This status will be asserted when a transaction has completed successfully.

1100E090 CH2_CONTROL **Channel 2 Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										CH2_TRANSFER_LEN_CHANGE	CH2_ACKERR_DET_EN	CH2_DIR_CHAN	CH2_CLK_EXT_EN		CH2_RS_STOP	
Type										RW	RW	RW	RW		RW	
Reset										0	0	0	0		0	

Bit(s)	Mnemonic	Name	Description
6	CH2_TRANSFER_LEN_CHANGE	CH2_TRANSFER_LEN_CHANGE	Specifies whether or not to change the transfer length after the fist transfer is completed If enabled, the transfers after the first transfer will use the transfer_len_aux parameter.
5	CH2_ACKERR_DET_EN	CH2_ACKERR_DET_EN	Enables slave ACK error detection When enabled, if slave ACK error is detected, the master should terminate the transaction by issuing a STOP condition then asserting ACKERR interrupt. MCU should handle this case appropriately then reset

Bit(s)	Mnemonic	Name	Description
4	CH2_DIR_CHANGE	CH2_DIR_CHANGE	the FIFO address before reissuing the transaction again. If this option is disabled, the controller will ignore slave ACK error and keep on the scheduled transaction. 0: Disable 1: Enable For combined transfer format, where the direction of transfer is to be changed from write to read after the first RS condition Note: When set to 1, the transfers after the direction change will be based on the transfer_len_aux parameter. 0: Disable 1: Enable
3	CH2_CLK_EXT_EN	CH2_CLK_EXT_EN	I2C spec allows slaves to hold the SCL line low if it is not yet ready for further processing. Therefore, if this bit is set to 1, the master controller will enter a high wait state until the slave releases the SCL line.
1	CH2_RS_STOP	CH2_RS_STOP	In LS/FS mode, this bit affects multi-transfer transaction only. It controls whether or not REPEATED-START condition is used between transfers. The last ending transfer always ends with a STOP. In HS mode, set this bit to 1. 0: Use STOP 1: Use REPEATED-START

1100E094 CH2_TRANSF Channel 2 Transfer Length Register 00000101
ER_LEN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						CH2_TRANSF ER_LEN_AUX								CH2_TRANSF ER_LEN		
Type						RW								RW		
Reset						0	0	1						0	0	1

Bit(s)	Mnemonic	Name	Description
10:8	CH2_TRANSFER_L EN_AUX	CH2_TRANSFER_L EN_AUX	Valid only when dir_change is set to 1. Indicates the number of data bytes to be transferred in one transfer unit (excluding slave address byte) for the transfers following the direction change. That is, if dir_change =1, the first write transfer length will depend on transfer_len, and the second read transfer length will depend on transfer_len_aux. Dir change is always after the first transfer. Note: Set this value to bigger than 1; otherwise no transfer will take place.
2:0	CH2_TRANSFER_L EN	CH2_TRANSFER_L EN	Indicates the number of data bytes to be transferred in one transfer unit (excluding slave address byte) Note: Set this value to bigger than 1; otherwise no

Bit(s)	Mnemonic	Name	Description
<i>transfer will take place.</i>			

1100E098 CH2_TRANSA **Channel 2 Transaction Length** **00000001**
C_LEN **Register (Number of Transfers**
per Transaction)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														CH2_TRANSA_C_LEN		
Type														RW		
Reset														0	0	1

Bit(s)	Mnemonic	Name	Description
2:0	TRANSAC_LEN	CH2_TRANSA_C_LEN	Indicates the number of transfers to be transferred in one transaction <i>Note: Set this value to bigger than 1; otherwise no transfer will take place.</i>

1100E09C CH2_DELAY **Channel 2 Inter Delay Length** **00000002**
LEN **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									CH2_DELAY_LEN									
Type									RW									
Reset									0	0	0	0	0	0	1	0		

Bit(s)	Mnemonic	Name	Description
7:0	CH2_DELAY_LEN	CH2_DELAY_LEN	Sets up wait delay between consecutive transfers when RS_STOP bit is set to 0 The unit is the same as half pulse width.

1100E0A0 CH2_TIMING **Channel 2 Timing Control** **00001303**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CH2_DATA_REA	CH2_DATA_READ_TIME				CH2_SAMPLE_CNT_DIV					CH2_STEP_CNT_DIV					

	D_ADJ															
Type	RW	RW				RW					RW					
Reset	0	0	0	1		0	1	1			0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
15	CH2_DATA_READ_ADJ	CH2_DATA_READ_ADJ	When set to 1, data latch in sampling time during master reads will be adjusted according to DATA_READ_TIME value. Otherwise, by default data are latched in at half of the high pulse width point. Set this value to smaller than or equal to half the high pulse width.
14:12	CH2_DATA_READ_TIME	CH2_DATA_READ_TIME	This value is valid only when DATA_READ_ADJ is set to 1. This can be used to adjust so that data are latched in at earlier sampling points (assuming data is settled by then).
10:8	CH2_SAMPLE_CNT_DIV	CH2_SAMPLE_CNT_DIV	(For LS/FS only) Adjusts width of each sample Sample width = sample_cnt_div*1/13MHz
5:0	CH2_STEP_CNT_DIV	CH2_STEP_CNT_DIV	Specifies the number of samples per half pulse width (i.e. each high or low pulse)

1100E0A4 CH2_START Channel 2 Start Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CH2_START
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0	CH2_START	CH2_START	Starts transaction on the bus It is auto de-asserted at the end of the transaction.

1100E0B0 CH2_FIFO_STATUS Channel 2 FIFO Status Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CH2_RD_ADDR				CH2_WR_ADDR				CH2_FIFO_OFFSET						CH2_WR_FULL	CH2_RD_EMPTY
Type	RO				RO				RO						RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0		0	1

Bit(s)	Mnemonic	Name	Description
15:12	CH2_RD_ADDR	CH2_RD_ADDR	Current RD address pointer Only bit [2:0] has physical meaning.
11:8	CH2_WR_ADDR	CH2_WR_ADDR	Current WR address pointer Only bit [2:0] has physical meaning.
7:4	CH2_FIFO_OFFSET	CH2_FIFO_OFFSET	wr_addr[3:0] - rd_addr[3:0]
1	CH2_WR_FULL	CH2_WR_FULL	Indicates FIFO is full
0	CH2_RD_EMPTY	CH2_RD_EMPTY	Indicates FIFO is empty.

1100E0B8 CH2_FIFO_A Channel 2 FIFO Address Clear 00000000
DDR_CLR Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CH2_FIFO_ADDR_CLR
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
0	CH2_FIFO_ADDR_CLR	CH2_FIFO_ADDR_CLR	When written 1, a one pulse fifo_addr_clr will be generated to clear the FIFO address back to 0.

3.10 Pulse-Width Modulation (PWM)

Module name: PWM Base address: (+11006000h)

Address	Name	Width	Register Function
11006000	<u>PWM_ENABLE</u>	32	PWM Enable Register
11006010	<u>PWM0_CON</u>	32	PWM0 Control Register
11006014	<u>PWM0_HDURATION</u>	32	PWM0 High Duration Register
11006018	<u>PWM0_LDURATION</u>	32	PWM0 Low Duration Register
1100601C	<u>PWM0_GDURATION</u>	32	PWM0 Guard Duration Register
11006020	<u>PWM0_BUFO_BASE_ADDR</u>	32	
11006024	<u>PWM0_BUFO_SIZE</u>	32	PWM0 Buffer 0 Size Register
11006028	<u>PWM0_BUF1_BASE_ADDR</u>	32	PWM0 Buffer 1 Base Address register
1100602C	<u>PWM0_BUF1_SIZE</u>	32	PWM0 Buffer 1 Size Register
11006030	<u>PWM0_SEND_DATA0</u>	32	PWM0 Send Data 0 Register
11006034	<u>PWM0_SEND_DATA1</u>	32	PWM0 Send Data 1 Register
11006038	<u>PWM0_WAVE_NUM</u>	32	PWM0 Wave Number Register
1100603C	<u>PWM0_DATA_WIDTH</u>	32	PWM0 Data Width Register
11006040	<u>PWM0_THRESH</u>	32	PWM0 Thresh Register
11006044	<u>PWM0_SEND_WAVE_NUM</u>	32	PWM0 Send Wave Number register
11006048	<u>PWM0_VALID</u>	32	PWM0 Valid Register
11006050	<u>PWM1_CON</u>	32	PWM1 Control Register
11006054	<u>PWM1_HDURATION</u>	32	PWM1 High Duration Register
11006058	<u>PWM1_LDURATION</u>	32	PWM1 Low Duration Register
1100605C	<u>PWM1_GDURATION</u>	32	PWM1 Guard Duration Register
11006060	<u>PWM1_BUFO_BASE_ADDR</u>	32	PWM1 Buffer 0 Base Address register
11006064	<u>PWM1_BUFO_SIZE</u>	32	PWM1 Buffer 0 Size Register
11006068	<u>PWM1_BUF1_BASE_ADDR</u>	32	PWM1 Buffer 1 Base Address register
1100606C	<u>PWM1_BUF1_SIZE</u>	32	PWM1 Buffer 1 Size Register
11006070	<u>PWM1_SEND_DATA0</u>	32	PWM1 Send Data 0 Register
11006074	<u>PWM1_SEND_DATA1</u>	32	PWM1 Send Data 1 Register
11006078	<u>PWM1_WAVE_NUM</u>	32	PWM1 Wave Number Register
1100607C	<u>PWM1_DATA_WIDTH</u>	32	PWM1 Data Width Register
11006080	<u>PWM1_THRESH</u>	32	PWM1 Thresh Register
11006084	<u>PWM1_SEND_WAVE_NUM</u>	32	PWM1 Send Wave Number register
11006088	<u>PWM1_VALID</u>	32	PWM1 Valid Register
11006090	<u>PWM2_CON</u>	32	PWM2 Control Register
11006094	<u>PWM2_HDURATION</u>	32	PWM2 High Duration Register
11006098	<u>PWM2_LDURATION</u>	32	PWM2 Low Duration Register
1100609C	<u>PWM2_GDURATION</u>	32	PWM2 Guard Duration Register

Address	Name	Width	Register Function
110060A0	<u>PWM2 BUF0 BASE ADDR</u>	32	PWM2 Buffer 0 Base Address register
110060A4	<u>PWM2 BUF0 SIZE</u>	32	PWM2 Buffer 0 Size Register
110060A8	<u>PWM2 BUF1 BASE ADDR</u>	32	PWM2 Buffer 1 Base Address register
110060AC	<u>PWM2 BUF1 SIZE</u>	32	PWM2 Buffer 1 Size Register
110060B0	<u>PWM2 SEND DATA 0</u>	32	PWM2 Send Data 0 Register
110060B4	<u>PWM2 SEND DATA 1</u>	32	PWM2 Send Data 1 Register
110060B8	<u>PWM2 WAVE NUM</u>	32	PWM2 Wave Number Register
110060BC	<u>PWM2 DATA WIDT H</u>	32	PWM2 Data Width Register
110060C0	<u>PWM2 THRESH</u>	32	PWM2 Thresh Register
110060C4	<u>PWM2 SEND WAVE NUM</u>	32	PWM2 Send Wave Number register
110060C8	<u>PWM2 VALID</u>	32	PWM2 Valid Register
110060D0	<u>PWM3 CON</u>	32	PWM3 Control Register
110060D4	<u>PWM3 HDURATION</u>	32	PWM3 High Duration Register
110060D8	<u>PWM3 LDURATION</u>	32	PWM3 Low Duration Register
110060DC	<u>PWM3 GDURATION</u>	32	PWM3 Guard Duration Register
110060E0	<u>PWM3 BUF0 BASE ADDR</u>	32	PWM3 Buffer0 Base Address register
110060E4	<u>PWM3 BUF0 SIZE</u>	32	PWM3 Buffer0 Size Register
110060E8	<u>PWM3 BUF1 BASE ADDR</u>	32	PWM3 Buffer1 Base Address register
110060EC	<u>PWM3 BUF1 SIZE</u>	32	PWM3 Buffer1 Size Register
110060F0	<u>PWM3 SEND DATA 0</u>	32	PWM3 Send Data0 Register
110060F4	<u>PWM3 SEND DATA 1</u>	32	PWM3 Send Data1 Register
110060F8	<u>PWM3 WAVE NUM</u>	32	PWM3 Wave Number Register
11006104	<u>PWM3 SEND WAVE NUM</u>	32	PWM3 Send Wave Number register
110060FC	<u>PWM3 DATA WIDT H</u>	32	PWM3 Data Width Register
11006100	<u>PWM3 THRESH</u>	32	PWM3 Thresh Register
11006108	<u>PWM3 VALID</u>	32	PWM3 Valid Register
110061CC	<u>PWM LOOP BACK TEST</u>	32	PWM Loop Back Test
110061D0	<u>PWM 3DLCM</u>	32	PWM Support For 3D LCM
11006200	<u>PWM INT ENABLE</u>	32	PWM Interrupt Enable Register
11006204	<u>PWM INT STATUS</u>	32	PWM Interrupt Status Register
11006208	<u>PWM INT ACK</u>	32	PWM Interrupt Acknowledge Register
1100620C	<u>PWM EN STATUS</u>	32	PWM Enable Status Register
11006210	<u>PWM CK 26M SEL</u>	32	PWM BCLK Selection

11006000 PWM ENABLE

PWM Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													PWM3_EN	PWM2_EN	PWM1_EN	PWM0_EN
Type													RW	RW	RW	RW
Reset													0	0	0	0

Bit(s)	Name	Description
3	PWM3_EN	0: Disabe PWM3 1: Enable PWM3
2	PWM2_EN	0: Disabe PWM2 1: Enable PWM2
1	PWM1_EN	0: Disabe PWM1 1: Enable PWM1
0	PWM0_EN	0: Disabe PWM0 1: Enable PWM0

11006010 PWM0 CON PWM0 Control Register 00007E00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	OLD_PWM_MODE	STOP_BITPOS						GUARD_VALUE	IDLE_VALUE	MODE	SRCSEL	CLKSEL_OLD	CLKSEL	CLKDIV			
Type	RW	RW						RW	RW	RW	RW	RW	RW	RW			
Reset	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
15	OLD_PWM_MODE	Uses old PWM mode Note: Using old PWM mode also means using periodical mode. Therefore, SRCSEL and MODE are ignored in this situation. Only old PWM mode with 32kHz clock however cannot work in system sleep mode. 0: New PWM mode 1: Old PWM mode
14:9	STOP_BITPOS	Stop bit position for source data in periodical mode In FIFO mode, it is used to indicate the stop bit position in total 64 bits. In memory mode, it is for the stop bit position of the last 32 bits.
8	GUARD_VALUE	PWM0 output value during guard time
7	IDLE_VALUE	PWM0 output value in idle state
6	MODE	Selects random generator mode 0: Periodical PWM mode 1: Random PWM mode
5	SRCSEL	Selects PWM0 data source 0: FIFO mode 1: Memory mode
4	CLKSEL_OLD	0: CLK=32K; CLK is not used. 1: CLK=32K; CLK can be used.
3	CLKSEL	Selects PWM0 clock 0: CLK=CLKSRC

Bit(s) Name	Description
2:0 CLKDIV	1: CLK=CLKSRC/1625 Selects PWMo clock scale 000b: CLK Hz 001b: CLK/2Hz 010b: CLK/4Hz 011b: CLK/8Hz 100b: CLK/16Hz 101b: CLK/32Hz 110b: CLK/64Hz 111b: CLK/128Hz

11006014 PWMo HDURATION PWMo High Duration Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HDURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Name	Description
15:0 HDURATION	PWMo pulse duration based on the current clock when PWM output is high If duration =N, program N-1 in this register. <i>Note: The duration of PWM must not be 0.</i>

11006018 PWMo LDURATION PWMo Low Duration Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LDURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Name	Description
15:0 LDURATION	PWMo pulse duration based on the current clock when PWM output is low If duration =N, program N-1 in this register. <i>Note: The duration of PWM must not be 0.</i>

1100601C PWMo GDURATION PWMo Guard Duration Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GUARD_DURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 GUARD_DURATION	<p>Guarding interval between individual waveforms and the output is decided by GUARD_VALUE If it equals N, program N-1 in this register.</p> <p><i>Note:</i></p> <p>1. If this duration is 0, it means there is no guarding interval. 2: The guard duration of old mode is set by PWM_DATA_WIDTH.</p>

11006020 PWMo BUFO BASE_ADDR **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUFO_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUFO_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BUFO_BS_ADDR	Base address of memory buffero for PWMo's waveform data

11006024 PWMo BUFO SIZE **00000000** **PWMo Buffer o Size Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUFO_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 BUFO_SIZE	<p>Length of waveform data in memory buffero PWMo should generate If it equals N, program N-1 in this register.</p> <p><i>Note: The size is in unit of 32-bit data.</i></p>

11006028 PWMo BUF1 BASE_ADDR **PWMo Buffer 1 Base Address** **00000000**
register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUF1_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUF1_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BUF1_BS_ADDR	Base address of memory buffer1 for PWMo's waveform data <i>Note: The memory buffer1 is useless in periodical mode.</i>

1100602C PWMo BUF1 SIZE **PWMo Buffer 1 Size Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUF1_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 BUF1_SIZE	Length of waveform data in memory buffer1 PWMo should generate If it equals N, program N-1 in this register.

11006030 PWMo SEND DATAo **PWMo Send Data o Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEND_DATAo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_DATAo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SEND_DATAo	PWMo local buffero of pulse sequence data to be generated <i>Note: This value should be written only in periodically FIFO mode. In other modes, this buffer is for internal memory access.</i>

11006034 PWMo SEND DATA1 **PWMo Send Data 1 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEND_DATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_DATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SEND_DATA1	PWMo local buffer of pulse sequence data to be generated <i>Note: This value should be written only in periodically FIFO mode. In other modes, this buffer is for internal memory access.</i>

11006038 PWMo WAVE NUM **PWMo Wave Number Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WAVE_NUM															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 WAVE_NUM	Number by which PWMo will generate from pulse data repeatedly <i>Note: If WAVE_NUM=0, the waveform generation will not stop until it is disabled.</i>

1100603C PWMo DATA WIDTH **PWMo Data Width Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				DATA_WIDTH												
Type				RW												
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
12:0 DATA_WIDTH	PWMo pulse data width in old PWM mode

Bit(s) Name	Description
-------------	-------------

11006040 PWMo_THRES **PWMo Thresh Register** **00000000**
H

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				THRESH												
Type				RW												
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
12:0 THRESH	PWMo pulse data high/low switching threshold in old PWM mode

11006044 PWMo_SEND **PWMo Send Wave Number** **00000000**
WAVENUM **register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_WAVENUM															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 SEND_WAVENUM	Number by which PWMo has already generated from specified data source in periodical mode

11006048 PWMo_VALID **PWMo Valid Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															BUF1_VAL_ID	BUF0_VAL_ID
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 BUF1_VALID	0: Memory1 is empty. 1: Memory1 is not empty. When finishing writing data to memory1, write 1 to inform PWM the data in memory1 are ready.

Bit(s)	Name	Description
0	BUFo_VALID	0: Memory0 is empty. 1: Memory0 is not empty. When finishing writing data to memory0, write 1 to inform PWM the data in memory0 are ready.

11006050 PWM1 CON **PWM1 Control Register** **00007E00**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	OLD_PWM_MODE	STOP_BITPOS						GUARD_VALUE	IDLE_VALUE	MODE	SRCSEL	CLKSEL_OLD	CLKSEL	CLKDIV			
Type	RW	RW						RW	RW	RW	RW	RW	RW	RW			
Reset	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
15	OLD_PWM_MODE	Uses old PWM mode <i>Note: Using old PWM mode also means using periodical mode.</i> Therefore, SRCSEL and MODE are ignored in this situation. Only old PWM mode with 32kHz clock however cannot work in system sleep mode. 0: New PWM mode 1: Old PWM mode
14:9	STOP_BITPOS	<i>Note: Using old PWM mode also means using periodical mode.</i> Therefore, SRCSEL and MODE are ignored in this situation. Only old PWM mode with 32kHz clock however cannot work in system sleep mode.
8	GUARD_VALUE	PWM1 output value during guard time
7	IDLE_VALUE	PWM1 output value in idle state
6	MODE	Selects random generator mode 0: Periodical PWM mode 1: Random PWM mode
5	SRCSEL	Selects PWM1 data source 0: FIFO mode 1: Memory mode
4	CLKSEL_OLD	0: CLK=32K; CLK is not used. 1: CLK=32K; CLK can be used.
3	CLKSEL	Selects PWM0 clock 0: CLK=CLKSRC 1: CLK=CLKSRC/1625
2:0	CLKDIV	Selects PWM1 clock scale 000b: CLK Hz 001b: CLK/2Hz 010b: CLK/4Hz 011b: CLK/8Hz 100b: CLK/16Hz 101b: CLK/32Hz 110b: CLK/64Hz 111b: CLK/128Hz

11006054 PWM1 HDURA **PWM1 High Duration Register** **00000001**

TION

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HDURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Name	Description
15:0 HDURATION	PWM1 pulse duration based on the current clock when PWM output is high If duration =N, program N-1 in this register. <i>Note: The duration of PWM must not be 0.</i>

11006058 PWM1 LDURA PWM1 Low Duration Register 00000001

TION

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LDURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Name	Description
15:0 LDURATION	PWM1 pulse duration based on the current clock when PWM output is low If duration =N, program N-1 in this register. <i>Note: The duration of PWM must not be 0.</i>

1100605C PWM1 GDURA PWM1 Guard Duration Register 00000000

TION

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GUARD_DURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 GUARD_DURATION	Guarding interval between individual waveforms and the output is decided by GUARD_VALUE If it equals N, program N-1 in this register. <i>Note:</i>

Bit(s) Name	Description
	1. If this duration is 0, it means there is no guarding interval. 2: The guard duration of old mode is set by PWM_DATA_WIDTH.

11006060 PWM1 BUFO BASE_ADDR **PWM1 Buffer 0 Base Address register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUFO_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUFO_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BUFO_BS_ADDR	Base address of memory buffer0 for PWM1's waveform data

11006064 PWM1 BUFO SIZE **PWM1 Buffer 0 Size Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUFO_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 BUFO_SIZE	Length of waveform data in memory buffer0 PWM1 should generate If it equals N, program N-1 in this register. Note: The size is in unit of 32-bit data.

11006068 PWM1 BUF1 BASE_ADDR **PWM1 Buffer 1 Base Address register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUF1_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUF1_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s) Name	Description
31:0 BUF1_BS_ADDR	Base address of memory buffer1 for PWM10's waveform data <i>Note: The memory buffer1 is useless in periodical mode.</i>

1100606C PWM1 BUF1 SIZE **PWM1 Buffer 1 Size Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUF1_SIZE															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUF1_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 BUF1_SIZE	Length of waveform data in memory buffer1 PWM1 should generate If it equals N, program N-1 in this register.

11006070 PWM1 SEND DATA0 **PWM1 Send Data 0 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEND_DATA0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_DATA0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SEND_DATA0	PWM1 local buffer0 of pulse sequence data to be generated <i>Note: This value should be written only in periodically FIFO mode. In other modes, this buffer is for internal memory access.</i>

11006074 PWM1 SEND DATA1 **PWM1 Send Data 1 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEND_DATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_DATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SEND_DATA1	PWM1 local buffer of pulse sequence data to be generated <i>Note: This value should be written only in periodically FIFO mode. In other modes, this buffer is for internal memory access.</i>

11006078 PWM1 WAVE NUM **PWM1 Wave Number Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WAVE_NUM															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 WAVE_NUM	Number by which PWM1 will generate from pulse data repeatedly <i>Note: If WAVE_NUM=0, the waveform generation will not stop until it is disabled.</i>

1100607C PWM1 DATA WIDTH **PWM1 Data Width Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA_WIDTH															
Type	RW															
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
12:0 DATA_WIDTH	PWM1 pulse data width in old PWM mode

11006080 PWM1 THRESH **PWM1 Thresh Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	THRESH															
Type	RW															

Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
-------	--	--	--	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
12:0 THRESH	PWM1 pulse data high/low switching threshold in old PWM mode

11006084 PWM1_SEND_WAVENUM **PWM1 Send Wave Number register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_WAVENUM															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 SEND_WAVENUM	Number by which PWM1 has already generated from specified data source in periodical mode

11006088 PWM1_VALID **PWM1 Valid Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															BUF1_VAL_ID	BUFo_VAL_ID
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 BUF1_VALID	0: Memory1 is empty. 1: Memory1 is not empty. When finishing writing data to memory1, write 1 to inform PWM the data in memory1 are ready.
0 BUFo_VALID	0: Memory0 is empty. 1: Memory0 is not empty. When finishing writing data to memory0, write 1 to inform PWM the data in memory0 are ready.

11006090 PWM2_CON **PWM2 Control Register** **00007E00**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	OLD_PWM	STOP_BITPOS						GUAR_D_VA	IDLE_VAL	MODE	SRCS_EL	CLKS_EL_O	CLKS_EL	CLKDIV			

	MODE							LUE	UE				LD					
Type	RW	RW						RW	RW	RW	RW	RW	RW	RW	RW	RW		
Reset	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
15	OLD_PWM_MODE	Uses old PWM mode <i>Note: Using old PWM mode also means using periodical mode. Therefore, SRCSEL and MODE are ignored in this situation. Only old PWM mode with 32kHz clock source however cannot work in system sleep mode.</i> 0: New PWM mode 1: Old PWM mode
14:9	STOP_BITPOS	Stop bit position for source data in periodical mode In FIFO mode, it is used to indicate the stop bit position in total 64 bits. In memory mode, it is for the stop bit position of the last 32 bits.
8	GUARD_VALUE	PWM2 output value during guard time
7	IDLE_VALUE	PWM2 output value in idle state
6	MODE	Selects random generator mode 0: Periodical PWM mode 1: Random PWM mode
5	SRCSEL	Selects PWM2 data source 0: FIFO mode 1: Memory mode
4	CLKSEL_OLD	0: CLK=32K; CLK is not used. 1: CLK=32K; CLK can be used.
3	CLKSEL	Selects PWM0 clock 0: CLK=CLKSRC 1: CLK=CLKSRC/1625
2:0	CLKDIV	Selects PWM2 clock scale 000b: CLK Hz 001b: CLK/2Hz 010b: CLK/4Hz 011b: CLK/8Hz 100b: CLK/16Hz 101b: CLK/32Hz 110b: CLK/64Hz 111b: CLK/128Hz

11006094 PWM2 HDURATION **PWM2 High Duration Register** **00000001**
TION

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HDURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
15:0	HDURATION	PWM2 pulse duration based on the current clock when PWM output is high If duration =N, program N-1 in this register. <i>Note: The duration of PWM must not be 0.</i>

Bit(s) Name	Description
-------------	-------------

11006098 PWM2_LDURATION PWM2 Low Duration Register 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LDURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s) Name	Description
15:0 LDURATION	PWM2 pulse duration based on the current clock when PWM output is low If duration =N, program N-1 in this register. <i>Note: The duration of PWM must not be 0.</i>

1100609C PWM2_GDURATION PWM2 Guard Duration Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GUARD_DURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 GUARD_DURATION	Guarding interval between individual waveforms and the output is decided by GUARD_VALUE If it equals N, program N-1 in this register. <i>Note:</i> 1. If this duration is 0, it means there is no guarding interval. 2: The guard duration of old mode is set by PWM_DATA_WIDTH.

110060A0 PWM2_BUFFER_0_BASE_ADDR PWM2 Buffer 0 Base Address 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUFo_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUFo_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BUFO_BS_ADDR	Base address of memory buffer0 for PWM2's waveform data

110060A4 PWM2 BUFO SIZE **PWM2 Buffer 0 Size Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUFO_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 BUFO_SIZE	Length of waveform data in memory buffer0 PWM2 should generate If it equals N, program N-1 in this register.

110060A8 PWM2 BUF1 BASE_ADDR **PWM2 Buffer 1 Base Address register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUF1_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUF1_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BUF1_BS_ADDR	Base address of memory buffer1 for PWM2's waveform data <i>Note: The memory buffer1 is useless in periodical mode.</i>

110060AC PWM2 BUF1 SIZE **PWM2 Buffer 1 Size Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUF1_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 BUF1_SIZE	Length of waveform data in memory buffer1 PWM2 should generate If it equals N, program N-1 in this register.

110060B0 PWM2 SEND DATA0 **PWM2 Send Data 0 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEND_DATA0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_DATA0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SEND_DATA0	PWM2 local buffer0 of pulse sequence data to be generated <i>Note: This value should be written only in periodically FIFO mode. In other modes, this buffer is for internal memory access.</i>

110060B4 PWM2 SEND DATA1 **PWM2 Send Data 1 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEND_DATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_DATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SEND_DATA1	PWM2 local buffer0 of pulse sequence data to be generated <i>Note: This value should be written only in periodically FIFO mode. In other modes, this buffer is for internal memory access.</i>

110060B8 PWM2 WAVE NUM **PWM2 Wave Number Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WAVE_NUM															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 WAVE_NUM	Number by which PWM2 will generate from pulse data repeatedly <i>Note: If WAVE_NUM=0, the waveform generation will not stop until it is disabled.</i>

110060BC PWM2 DATA WIDTH **PWM2 Data Width Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA_WIDTH															
Type	RW															
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
12:0 DATA_WIDTH	PWM2 pulse data width in old PWM mode

110060C0 PWM2 THRESH **PWM2 Thresh Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	THRESH															
Type	RW															
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
12:0 THRESH	PWM2 pulse data high/low switching threshold in old PWM mode

110060C4 PWM2 SEND WAVENUM **PWM2 Send Wave Number register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_WAVENUM															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 SEND_WAVENUM	Number by which PWM2 has already generated from specified data source in periodical mode

110060C8 PWM2_VALID PWM2 Valid Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															BUF1_VAL_ID	BUFo_VAL_ID
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 BUF1_VALID	0: Memory1 is empty. 1: Memory1 is not empty. When finishing writing data to memory1, write 1 to inform PWM the data in memory1 are ready.
0 BUFO_VALID	0: Memory0 is empty. 1: Memory0 is not empty. When finishing writing data to memory0, write 1 to inform PWM the data in memory0 are ready.

110060D0 PWM3_CON PWM3 Control Register 00007E00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	OLD_PWM_MODE	STOP_BITPOS						GUARD_VALUE	IDLE_VALUE	MODE	SRCSEL	CLKSEL	CLKSEL	CLKDIV			
Type	RW	RW						RW	RW	RW	RW	RW	RW	RW			
Reset	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	

Bit(s) Name	Description
15 OLD_PWM_MODE	Uses old PWM mode <i>Note: Using old PWM mode also means using periodical mode. Therefore, SRCSEL and MODE are ignored in this situation. Only old PWM mode with 32kHz clock source however cannot work in system sleep mode.</i> 0: New PWM mode 1: Old PWM mode
14:9 STOP_BITPOS	Stop bit position for source data in periodical mode In FIFO mode, it is used to indicate the stop bit position in total 64 bits. In memory mode, it is for the stop bit position of the last 32 bits.
8 GUARD_VALUE	PWM3 output value during guard time
7 IDLE_VALUE	PWM3 output value in idle state
6 MODE	Selects random generator mode 0: Periodical PWM mode 1: Random PWM mode

Bit(s)	Name	Description
5	SRCSEL	Selects PWM3 data source 0: FIFO mode 1: Memory mode
4	CLKSEL_OLD	0: CLK=32K; CLK is not used. 1: CLK=32K; CLK can be used.
3	CLKSEL	Selects PWM0 clock 0: CLK=CLKSRC 1: CLK=CLKSRC/1625
2:0	CLKDIV	Selects PWM3 clock scale 000b: CLK Hz 001b: CLK/2Hz 010b: CLK/4Hz 011b: CLK/8Hz 100b: CLK/16Hz 101b: CLK/32Hz 110b: CLK/64Hz 111b: CLK/128Hz

110060D4 PWM3 HDURATION **PWM3 High Duration Register** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HDURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
15:0	HDURATION	PWM3 pulse duration based on the current clock when PWM output is high If duration =N, program N-1 in this register. <i>Note: The duration of PWM must not be 0.</i>

110060D8 PWM3 LDURATION **PWM3 Low Duration Register** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LDURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
15:0	LDURATION	PWM3 pulse duration based on the current clock when PWM output is low If duration =N, program N-1 in this register.

Bit(s) Name	Description
<i>Note: The duration of PWM must not be 0.</i>	

110060DC PWM3_GDURATION PWM3 Guard Duration Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GUARD_DURATION															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 GUARD_DURATION	Guarding interval between individual waveforms and the output is decided by GUARD_VALUE If it equals N, program N-1 in this register. <i>Note:</i> 1. If this duration is 0, it means there is no guarding interval. 2: The guard duration of old mode is set by PWM_DATA_WIDTH.

110060E0 PWM3_BUFO_BASE_ADDR PWM3 Buffero Base Address register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUFO_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUFO_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 BUFO_BS_ADDR	Base address of memory buffero for PWM3's waveform data

110060E4 PWM3_BUFO_SIZE PWM3 Buffero Size Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUFO_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	BUFo_SIZE	Length of waveform data in memory buffer0 PWM3 should generate If it equals N, program N-1 in this register.

110060E8 PWM3 BUF1 BASE_ADDR **PWM3 Buffer1 Base Address register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUF1_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUF1_BS_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	BUF1_BS_ADDR	Base address of memory buffer1 for PWM3's waveform data <i>Note: The memory buffer1 is useless in periodical mode.</i>

110060EC PWM3 BUF1 SIZE **PWM3 Buffer1 Size Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BUF1_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	BUF1_SIZE	Length of waveform data in memory buffer1 PWM3 should generate If it equals N, program N-1 in this register.

110060F0 PWM3 SEND DATA0 **PWM3 Send Data0 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEND_DATA0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_DATA0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SEND_DATA0	PWM3 local buffer0 of pulse sequence data to be generated <i>Note: This value should be written only in periodically FIFO mode. In other modes, this buffer is for internal memory access.</i>

110060F4 PWM3_SEND_DATA1 PWM3 Send Data1 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SEND_DATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_DATA1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SEND_DATA1	PWM3 local buffer0 of pulse sequence data to be generated <i>Note: This value should be written only in periodically FIFO mode. In other modes, this buffer is for internal memory access.</i>

110060F8 PWM3_WAVE_NUM PWM3 Wave Number Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WAVE_NUM															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 WAVE_NUM	Number by which PWM3 will generate from pulse data repeatedly <i>Note: If WAVE_NUM=0, the waveform generation will not stop until it is disabled.</i>

11006104 PWM3_SEND_WAVENUM PWM3 Send Wave Number register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SEND_WAVENUM															

Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 SEND_WAVENUM	Number by which PWM3 has already generated from specified data source in periodical mode

110060FC PWM3_DATA PWM3 Data Width Register 00000000
WIDTH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				DATA_WIDTH												
Type				RW												
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
12:0 DATA_WIDTH	PWM3 pulse data width in old PWM mode

11006100 PWM3_THRES PWM3 Thresh Register 00000000
H

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				THRESH												
Type				RW												
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
12:0 THRESH	PWM3 pulse data high/low switching threshold in old PWM mode

11006108 PWM3_VALID PWM3 Valid Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															BUF1 VAL ID	BUFO VAL ID
Type															RW	RW
Reset															0	0

Bit(s) Name	Description
1 BUF1_VALID	0: Memory1 is empty. 1: Memory1 is not empty. When finishing writing data to memory1, write 1 to inform PWM the data in memory1 are ready.
0 BUFO_VALID	0: Memory0 is empty. 1: Memory0 is not empty. When finishing writing data to memory0, write 1 to inform PWM the data in memory0 are ready.

110061CC PWM_LOOP_B ACK_TEST PWM Loop Back Test 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													PWM3_STATUS	PWM2_STATUS	PWM1_STATUS	PWM0_STATUS
Type													RU	RU	RU	RU
Reset													0	0	0	0

Bit(s) Name	Description
3 PWM3_STATUS	0: PWM3 output is low. 1: PWM3 output is high.
2 PWM2_STATUS	0: PWM2 output is low. 1: PWM2 output is high.
1 PWM1_STATUS	0: PWM1 output is low. 1: PWM1 output is high.
0 PWM0_STATUS	0: PWM0 output is low. 1: PWM0 output is high.

110061Do PWM_3DLCM PWM Support For 3D LCM 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name													PWM_3DLCM_4	PWM_3DLCM_3	PWM_3DLCM_2	PWM_3DLCM_1	
Type													RW	RW	RW	RW	
Reset													0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	PWM_3DLCM_SYNC			PWM_3DLCM_5_base	PWM_3DLCM_4_base	PWM_3DLCM_3_base	PWM_3DLCM_2_base	PWM_3DLCM_1_base					PWM_3DLCM_4_INV	PWM_3DLCM_3_INV	PWM_3DLCM_2_INV	PWM_3DLCM_1_INV	PWM_3DLCM_EN
Type	RW			RW	RW	RW	RW	RW					RW	RW	RW	RW	RW
Reset	0			0	0	0	0	0					0	0	0	0	0

Bit(s) Name	Description
19 PWM_3DLCM_4	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWM3 is not selected as PWM auxiliary channel. 1: PWM3 is selected as PWM auxiliary channel.

Bit(s)	Name	Description
18	PWM_3DLCM_3	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWM2 is not selected as PWM auxiliary channel. 1: PWM2 is selected as PWM auxiliary channel.
17	PWM_3DLCM_2	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWM1 is not selected as PWM auxiliary channel. 1: PWM1 is selected as PWM auxiliary channel.
16	PWM_3DLCM_1	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWMO is not selected as PWM auxiliary channel. 1: PWMO is selected as PWM auxiliary channel.
15	PWM_3DLCM_SYNC	0: PWM auxiliary channel does not keep low when PWM base channel is disabled. 1: PWM auxiliary channel keeps low when PWM base channel is disabled.
12	PWM_3DLCM_5_base	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWM4 is not selected as PWM base channel. 1: PWM4 is selected as PWM base channel.
11	PWM_3DLCM_4_base	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWM3 is not selected as PWM base channel. 1: PWM3 is selected as PWM base channel.
10	PWM_3DLCM_3_base	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWM2 is not selected as PWM base channel. 1: PWM2 is selected as PWM base channel.
9	PWM_3DLCM_2_base	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWM1 is not selected as PWM base channel. 1: PWM1 is selected as PWM base channel.
8	PWM_3DLCM_1_base	<i>Note: The PWM channel number should not be selected as base channel and auxiliary channel at the same time.</i> 0: PWMO is not selected as PWM base channel. 1: PWMO is selected as PWM base channel.
4	PWM_3DLCM_4_INV	0: PWM3 is the same as PWM base channel when PWM3 is selected as auxiliary channel. 1: PWM3 is inversion of PWM base channel when PWM3 is selected as auxiliary channel.
3	PWM_3DLCM_3_INV	0: PWM2 is the same as PWM base channel when PWM2 is selected as auxiliary channel. 1: PWM2 is inversion of PWM base channel when PWM2 is selected as auxiliary channel.
2	PWM_3DLCM_2_INV	0: PWM1 is the same as PWM base channel when PWM1 is selected as auxiliary channel. 1: PWM1 is inversion of PWM base channel when PWM1 is selected as auxiliary channel.
1	PWM_3DLCM_1_INV	0: PWMO is the same as PWM base channel when PWMO is selected as auxiliary channel. 1: PWMO is inversion of PWM base channel when PWMO is selected as auxiliary channel.
0	PWM_3DLCM_EN	0: Disable 3D_LCM for PWM 1: Enable 3D_LCM for PWM

11006200 PWM_INT_EN

PWM Interrupt Enable Register

00000000

ABLE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									PWM3_INT_UNDERFLOW_EN	PWM3_INT_FINISH_EN	PWM2_INT_UNDERFLOW_EN	PWM2_INT_FINISH_EN	PWM1_INT_UNDERFLOW_EN	PWM1_INT_FINISH_EN	PWMO_INT_UNDERFLOW_EN	PWMO_INT_FINISH_EN
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	PWM3_INT_UNDERFLOW_EN	0: Disable underflow interrupt for PWM3 1: Enable underflow interrupt for PWM3
6	PWM3_INT_FINISH_EN	0: Disable finished interrupt for PWM3 1: Enable finished interrupt for PWM3
5	PWM2_INT_UNDERFLOW_EN	0: Disable underflow interrupt for PWM2 1: Enable underflow interrupt for PWM2
4	PWM2_INT_FINISH_EN	0: Disable finished interrupt for PWM2 1: Enable finished interrupt for PWM2
3	PWM1_INT_UNDERFLOW_EN	0: Disable underflow interrupt for PWM1 1: Enable underflow interrupt for PWM1
2	PWM1_INT_FINISH_EN	0: Disable finished interrupt for PWM1 1: Enable finished interrupt for PWM1
1	PWMO_INT_UNDERFLOW_EN	0: Disable underflow interrupt for PWMO 1: Enable underflow interrupt for PWMO
0	PWMO_INT_FINISH_EN	0: Disable finished interrupt for PWMO 1: Enable finished interrupt for PWMO

11006204 PWM_INT_STATUS

PWM Interrupt Status Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									PWM3_INT_UNDERFLOW_STAT	PWM3_INT_FINISH_STAT	PWM2_INT_UNDERFLOW_STAT	PWM2_INT_FINISH_STAT	PWM1_INT_UNDERFLOW_STAT	PWM1_INT_FINISH_STAT	PWMO_INT_UNDERFLOW_STAT	PWMO_INT_FINISH_STAT
Type									RU	RU	RU	RU	RU	RU	RU	RU
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	PWM3_INT_UNDERFLOW_STAT	0: PWM3 underflow interrupt has not come. 1: PWM3 underflow interrupt has come.
6	PWM3_INT_FINISH_STAT	0: PWM3 finished interrupt has not come. 1: PWM3 finished interrupt has come.

Bit(s)	Name	Description
5	PWM2_INT_UNDERFLOW_ST	0: PWM2 underflow interrupt has not come. 1: PWM2 underflow interrupt has come.
4	PWM2_INT_FINISH_ST	0: PWM2 finished interrupt has not come. 1: PWM2 finished interrupt has come.
3	PWM1_INT_UNDERFLOW_ST	0: PWM1 underflow interrupt has not come. 1: PWM1 underflow interrupt has come.
2	PWM1_INT_FINISH_ST	0: PWM1 finished interrupt has not come. 1: PWM1 finished interrupt has come.
1	PWM0_INT_UNDERFLOW_ST	0: PWM0 underflow interrupt has not come. 1: PWM0 underflow interrupt has come.
0	PWM0_INT_FINISH_ST	0: PWM0 finished interrupt has not come. 1: PWM0 finished interrupt has come.

11006208 PWM_INT_ACK **PWM Interrupt Acknowledge Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									PWM3_INT_UNDERFLOW_ACK	PWM3_INT_FINISH_ACK	PWM2_INT_UNDERFLOW_ACK	PWM2_INT_FINISH_ACK	PWM1_INT_UNDERFLOW_ACK	PWM1_INT_FINISH_ACK	PWM0_INT_UNDERFLOW_ACK	PWM0_INT_FINISH_ACK
Type									WO	WO	WO	WO	WO	WO	WO	WO
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	PWM3_INT_UNDERFLOW_ACK	0: Does not clear PWM3 underflow interrupt 1: Clear PWM3 underflow interrupt
6	PWM3_INT_FINISH_ACK	0: Does not clear PWM3 finished interrupt 1: Clear PWM3 finished interrupt
5	PWM2_INT_UNDERFLOW_ACK	0: Does not clear PWM2 underflow interrupt 1: Clear PWM2 underflow interrupt
4	PWM2_INT_FINISH_ACK	0: Does not clear PWM2 finished interrupt 1: Clear PWM2 finished interrupt
3	PWM1_INT_UNDERFLOW_ACK	0: Does not clear PWM1 underflow interrupt 1: Clear PWM1 underflow interrupt
2	PWM1_INT_FINISH_ACK	0: Does not clear PWM1 finished interrupt 1: Clear PWM1 finished interrupt
1	PWM0_INT_UNDERFLOW_ACK	0: Does not clear PWM0 underflow interrupt 1: Clear PWM0 underflow interrupt
0	PWM0_INT_FINISH_ACK	0: Does not clear PWM0 finished interrupt 1: Clear PWM0 finished interrupt

1100620C PWM_EN_STA **PWM Enable Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													PWM3_EN_ST	PWM2_EN_ST	PWM1_EN_ST	PWMO_EN_ST
Type													RO	RO	RO	RO
Reset													0	0	0	0

Bit(s)	Name	Description
3	PWM3_EN_ST	PWM3 enabling status
2	PWM2_EN_ST	PWM2 enabling status
1	PWM1_EN_ST	PWM1 enabling status
0	PWMO_EN_ST	PWMO enabling status

11006210 PWM CK 26M SEL **PWM BCLK Selection** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																PWM_26M_SEL
Type																RW
Reset																1

Bit(s)	Name	Description
0	PWM_26M_SEL	0: Select bus CLK as BCLK 1: Select 26M fix CLK as BCLK

3.11 General-Purpose Timer (GPT)

Module name: APXGPT Base address: (+10008000h)

Address	Name	Width	Register Function
10008000	<u>GPT_IRQEN</u>	32	GPT IRQ Enabling
10008004	<u>GPT_IRQSTA</u>	32	GPT IRQ Status
10008008	<u>GPT_IRQACK</u>	32	GPT IRQ Acknowledgement
10008010	<u>GPT1_CON</u>	32	GPT1 Control
10008014	<u>GPT1_CLK</u>	32	GPT1 Clock Setting
10008018	<u>GPT1_COUNT</u>	32	GPT1 Counter
1000801C	<u>GPT1_COMPARE</u>	32	GPT1 Compare Value
10008020	<u>GPT2_CON</u>	32	GPT2 Control
10008024	<u>GPT2_CLK</u>	32	GPT2 Clock Setting
10008028	<u>GPT2_COUNT</u>	32	GPT2 Counter
1000802C	<u>GPT2_COMPARE</u>	32	GPT2 Compare Value
10008030	<u>GPT3_CON</u>	32	GPT3 Control
10008034	<u>GPT3_CLK</u>	32	GPT3 Clock Setting
10008038	<u>GPT3_COUNT</u>	32	GPT3 Counter
1000803C	<u>GPT3_COMPARE</u>	32	GPT3 Compare Value
10008040	<u>GPT4_CON</u>	32	GPT4 Control
10008044	<u>GPT4_CLK</u>	32	GPT4 Clock Setting
10008048	<u>GPT4_COUNT</u>	32	GPT4 Counter
1000804C	<u>GPT4_COMPARE</u>	32	GPT4 Compare Value
10008050	<u>GPT5_CON</u>	32	GPT5 Control
10008054	<u>GPT5_CLK</u>	32	GPT5 Clock Setting
10008058	<u>GPT5_COUNT</u>	32	GPT5 Counter
1000805C	<u>GPT5_COMPARE</u>	32	GPT5 Compare Value
10008060	<u>GPT6_CON</u>	32	GPT6 Control
10008064	<u>GPT6_CLK</u>	32	GPT6 Clock Setting
10008068	<u>GPT6_COUNTL</u>	32	GPT6 Counter L
1000806C	<u>GPT6_COMPAREL</u>	32	GPT6 Compare Value L
10008078	<u>GPT6_COUNTH</u>	32	GPT6 Counter H
1000807C	<u>GPT6_COMPAREH</u>	32	GPT6 Compare Value H
10008080	<u>APXGPT_IRQMASK</u> 0	32	APMCU IRQMASK Register
10008084	<u>APXGPT_IRQMASK</u> 1	32	MD32 IRQMASK Register
10008090	<u>APXGPT_SW_CG</u>	32	Software Clock Gating

10008000 <u>GPT_IRQEN</u>				<u>GPT IRQ Enabling</u>												00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	<u>IRQEN</u>

Type												RW					
Reset												0	0	0	0	0	0

Bit(s)	Name	Description
5:0	IRQEN	Enables interrupt of each GPT 0: Disable associated interrupt of GPT 1: Enable associated interrupt of GPT

10008004 GPT_IRQSTA **GPT IRQ Status** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												IRQSTA					
Type												RO					
Reset												0	0	0	0	0	0

Bit(s)	Name	Description
5:0	IRQSTA	Interrupt status of each GPT 0: No associated interrupt is generated 1: Associated interrupt is pending and waiting for service

10008008 GPT_IRQACK **GPT IRQ Acknowledgement** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												IRQACK					
Type												WO					
Reset												0	0	0	0	0	0

Bit(s)	Name	Description
5:0	IRQACK	Interrupt acknowledgement for each GPT 0: No effect 1: Associated interrupt request is acknowledged and should be relinquished

10008010 GPT1_CON **GPT1 Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name												MODE 1				CLR1	EN1

Type																				RW					WO	RW	
Reset																				0	0					0	0

Bit(s)	Name	Description
5:4	MODE1	Operation mode of GPT1 00: ONE-SHOT mode 01: REPEAT mode 10: KEEP-GO mode 11: FREERUN mode
1	CLR1	Clears the counter of GPT1 to 0 0: No effect 1: Clear
0	EN1	Enables GPT1 0: Disable 1: Enable

10008014 **GPT1_CLK** **GPT1 Clock Setting** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK1	CLKDIV1			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	CLK1	Sets up clock source of GPT1 0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV1	Setting of GPT1 input clock frequency divider 0000: Clock source divided by 1 0001: Clock source divided by 2 0010: Clock source divided by 3 0011: Clock source divided by 4 0100: Clock source divided by 5 0101: Clock source divided by 6 0110: Clock source divided by 7 0111: Clock source divided by 8 1000: Clock source divided by 9 1001: Clock source divided by 10 1010: Clock source divided by 11 1011: Clock source divided by 12 1100: Clock source divided by 13 1101: Clock source divided by 16 1110: Clock source divided by 32 1111: Clock source divided by 64

10008018 **GPT1_COUNT** **GPT1 Counter** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	COUNTER1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COUNTER1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COUNTER1	Timer counter of GPT1

1000801C GPT1_COMPA RE **GPT1 Compare Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COMPARE1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COMPARE1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COMPARE1	Compare value of GPT1

10008020 GPT2_CON **GPT2 Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MODE 2				CLR2	EN2
Type											RW				WO	RW
Reset											0	0			0	0

Bit(s) Name	Description
5:4 MODE2	Operation mode of GPT2 00: ONE-SHOT mode 01: REPEAT mode 10: KEEP-GO mode 11: FREERUN mode
1 CLR2	Clears the counter of GPT2 to 0 0: No effect 1: Clear
0 EN2	Enables GPT2 0: Disable 1: Enable



10008024 GPT2_CLK GPT2 Clock Setting 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK2	CLKDIV2			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	CLK2	Sets up clock source of GPT2 0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV2	Setting of GPT2 input clock frequency divider 0000: Clock source divided by 1 0001: Clock source divided by 2 0010: Clock source divided by 3 0011: Clock source divided by 4 0100: Clock source divided by 5 0101: Clock source divided by 6 0110: Clock source divided by 7 0111: Clock source divided by 8 1000: Clock source divided by 9 1001: Clock source divided by 10 1010: Clock source divided by 11 1011: Clock source divided by 12 1100: Clock source divided by 13 1101: Clock source divided by 16 1110: Clock source divided by 32 1111: Clock source divided by 64

10008028 GPT2_COUNT GPT2 Counter 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COUNTER2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COUNTER2															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	COUNTER2	Timer counter of GPT2

1000802C GPT2_COMPARE GPT2 Compare Value 00000000
RE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COMPARE2															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COMPARE2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COMPARE2	Compare value of GPT2

10008030 GPT3_CON **GPT3 Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MODE 3				CLR3	EN3
Type											RW				WO	RW
Reset											0	0			0	0

Bit(s) Name	Description
5:4 MODE3	Operation mode of GPT3 00: ONE-SHOT mode 01: REPEAT mode 10: KEEP-GO mode 11: FREERUN mode
1 CLR3	Clears the counter of GPT3 to 0 0: No effect 1: Clear
0 EN3	Enables GPT3 0: Disable 1: Enable

10008034 GPT3_CLK **GPT3 Clock Setting** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK3	CLKDIV3			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s) Name	Description
4 CLK3	Sets up clock source of GPT3 0: System clock (13MHz) 1: RTC clock (32kHz)
3:0 CLKDIV3	Setting of GPT3 input clock frequency divider 0000: Clock source divided by 1

Bit(s) Name	Description
	0001: Clock source divided by 2
	0010: Clock source divided by 3
	0011: Clock source divided by 4
	0100: Clock source divided by 5
	0101: Clock source divided by 6
	0110: Clock source divided by 7
	0111: Clock source divided by 8
	1000: Clock source divided by 9
	1001: Clock source divided by 10
	1010: Clock source divided by 11
	1011: Clock source divided by 12
	1100: Clock source divided by 13
	1101: Clock source divided by 16
	1110: Clock source divided by 32
	1111: Clock source divided by 64

10008038 GPT3_COUNT **GPT3 Counter** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COUNTER3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COUNTER3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COUNTER3	Timer counter of GPT3

1000803C GPT3_COMPARE **GPT3 Compare Value** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COMPARE3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COMPARE3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COMPARE3	Compare value of GPT3

10008040 GPT4_CON **GPT4 Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MODE 4				CLR4	EN4
Type											RW				WO	RW
Reset											0	0			0	0

Bit(s)	Name	Description
5:4	MODE4	Operation mode of GPT4 00: ONE-SHOT mode 01: REPEAT mode 10: KEEP-GO mode 11: FREERUN mode
1	CLR4	Clears the counter of GPT4 to 0 0: No effect 1: Clear
0	EN4	Enables GPT4 0: Disable 1: Enable

10008044 GPT4_CLK GPT4 Clock Setting 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK4	CLKDIV4			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s)	Name	Description
4	CLK4	Sets up clock source of GPT4 0: System clock (13MHz) 1: RTC clock (32kHz)
3:0	CLKDIV4	Setting of GPT4 input clock frequency divider 0000: Clock source divided by 1 0001: Clock source divided by 2 0010: Clock source divided by 3 0011: Clock source divided by 4 0100: Clock source divided by 5 0101: Clock source divided by 6 0110: Clock source divided by 7 0111: Clock source divided by 8 1000: Clock source divided by 9 1001: Clock source divided by 10 1010: Clock source divided by 11 1011: Clock source divided by 12 1100: Clock source divided by 13 1101: Clock source divided by 16 1110: Clock source divided by 32 1111: Clock source divided by 64

10008048 GPT4_COUNT **GPT4 Counter** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COUNTER4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COUNTER4															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	COUNTER4	Timer counter of GPT4

1000804C GPT4_COMPARE **GPT4 Compare Value** **00000000**
RE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COMPARE4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COMPARE4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	COMPARE4	Compare value of GPT4

10008050 GPT5_CON **GPT5 Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MODE 5				CLR5	EN5
Type											RW				WO	RW
Reset											0	0			0	0

Bit(s)	Name	Description
5:4	MODE5	Operation mode of GPT5 00: ONE-SHOT mode 01: REPEAT mode 10: KEEP-GO mode 11: FREERUN mode
1	CLR5	Clears the counter of GPT5 to 0 0: No effect 1: Clear
0	EN5	Enables GPT5 0: Disable

Bit(s) Name	Description
	1: Enable

10008054 GPT5_CLK **GPT5 Clock Setting** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK5	CLKDIV5			
Type												RW	RW			
Reset												0	0	0	0	0

Bit(s) Name	Description
4 CLK5	Sets up clock source of GPT5 0: System clock (13MHz) 1: RTC clock (32kHz)
3:0 CLKDIV5	Setting of GPT5 input clock frequency divider 0000: Clock source divided by 1 0001: Clock source divided by 2 0010: Clock source divided by 3 0011: Clock source divided by 4 0100: Clock source divided by 5 0101: Clock source divided by 6 0110: Clock source divided by 7 0111: Clock source divided by 8 1000: Clock source divided by 9 1001: Clock source divided by 10 1010: Clock source divided by 11 1011: Clock source divided by 12 1100: Clock source divided by 13 1101: Clock source divided by 16 1110: Clock source divided by 32 1111: Clock source divided by 64

10008058 GPT5_COUNT **GPT5 Counter** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COUNTER5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COUNTER5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COUNTER5	Timer counter of GPT5

**1000805C GPT5_COMPA
RE**

GPT5 Compare Value

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COMPARE5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COMPARE5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COMPARE5	Compare value of GPT5

10008060 GPT6_CON

GPT6 Control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											MODE 6				CLR6	EN6
Type											RW				WO	RW
Reset											0	0			0	0

Bit(s) Name	Description
5:4 MODE6	Operation mode of GPT6 00: ONE-SHOT mode 01: REPEAT mode 10: KEEP-GO mode 11: FREERUN mode
1 CLR6	Clears the counter of GPT6 to 0 0: No effect 1: Clear
0 EN6	Enables GPT6 0: Disable 1: Enable

10008064 GPT6_CLK

GPT6 Clock Setting

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												CLK6		CLKDIV6		
Type												RW		RW		
Reset												0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s) Name	Description
4 CLK6	Sets up clock source of GPT6 0: System clock (13MHz) 1: RTC clock (32kHz)
3:0 CLKDIV6	Setting of GPT6 input clock frequency divider 0000: Clock source divided by 1 0001: Clock source divided by 2 0010: Clock source divided by 3 0011: Clock source divided by 4 0100: Clock source divided by 5 0101: Clock source divided by 6 0110: Clock source divided by 7 0111: Clock source divided by 8 1000: Clock source divided by 9 1001: Clock source divided by 10 1010: Clock source divided by 11 1011: Clock source divided by 12 1100: Clock source divided by 13 1101: Clock source divided by 16 1110: Clock source divided by 32 1111: Clock source divided by 64

10008068 GPT6_COUNT **GPT6 Counter L** **00000000**
L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COUNTER6L															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COUNTER6L															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COUNTER6L	Lower word of timer count of GPT6 The read operation of GPT6_COUNTL will make GPT6_COUNTH fixed until the next read operation of GPT6_COUNTL.

1000806C GPT6_COMPA **GPT6 Compare Value L** **00000000**
REL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COMPARE6L															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COMPARE6L															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s) Name	Description
31:0 COMPARE6L	Lower word of compare value of GPT6

10008078 GPT6_COUNT_H **GPT6 Counter L** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COUNTER6H															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COUNTER6H															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COUNTER6H	Higher word of timer count of GPT6

1000807C GPT6_COMPARE6H_REH **GPT6 Compare Value H** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COMPARE6H															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COMPARE6H															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 COMPARE6H	Higher word of compare of GPT6

10008080 APXGPT_IRQ_MASK0 **APMCU IRQMASK Register** **00000004**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											IRQ_MSK0					
Type											RW					
Reset											0	0	0	1	0	0

Bit(s) Name	Description
5:0 IRQ_MSK0	By default, APMCU will not receive GPT3's interrupt.

10008084 APXGPT_IRQ_MASK1

MD32 IRQMASK Register

0000003B

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											IRQ_MSK1					
Type											RW					
Reset											1	1	1	0	1	1

Bit(s) Name	Description
5:0 IRQ_MSK1	By default, MD32 will only receive GPT3's interrupt.

10008090 APXGPT_SW_CG

Software Clock Gating

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											SW_CG6	SW_CG5	SW_CG4	SW_CG3	SW_CG2	SW_CG1
Type											RW	RW	RW	RW	RW	RW
Reset											0	0	0	0	0	0

Bit(s) Name	Description
5 SW_CG6	Stop GPT6's clock if this bit is enabled. 0: Disable 1: Enable
4 SW_CG5	Stop GPT5's clock if this bit is enabled. 0: Disable 1: Enable
3 SW_CG4	Stop GPT4's clock if this bit is enabled. 0: Disable 1: Enable
2 SW_CG3	Stop GPT3's clock if this bit is enabled. 0: Disable 1: Enable
1 SW_CG2	Stop GPT2's clock if this bit is enabled. 0: Disable 1: Enable
0 SW_CG1	Stop GPT1's clock if this bit is enabled. 0: Disable 1: Enable

3.12 IRTX

Module name: irtx Base address: (+1101d000h)

Address	Name	Width	Register Function
1101D000	<u>IRTXCFCG</u>	32	IRTX Configuration Register
1101D004	<u>IRTXD0</u>	32	IRTX Transmission Data 0 Register
1101D008	<u>IRTXD1</u>	32	IRTX Transmission Data 1 Register
1101D00C	<u>IRTXD2</u>	32	IRTX Transmission Data 2 Register
1101D010	<u>IRTX LoH</u>	32	IRTX Logic 0 High Period Register
1101D014	<u>IRTX LoL</u>	32	IRTX Logic 0 Low Period Register
1101D018	<u>IRTX LiH</u>	32	IRTX Logic 1 High Period Register
1101D01C	<u>IRTX LiL</u>	32	IRTX Logic 1 Low Period Register
1101D020	<u>IRTXSYNCH</u>	32	IRTX Sync High Period Register
1101D024	<u>IRTXSYNCL</u>	32	IRTX Sync Low Period Register
1101D028	<u>IRTXMT</u>	32	IRTX Modulation Parameter Register

1101D000 IRTXCFCG IRTX Configuration Register 00010000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																HW_DCM
Type																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DATA_INV	IRTX_BITNUM							IRTX_IRINVS	IRTX_IROS	IRTX_RODR	IRTX_BODR	IRTX_SWO	IRTX_MODE		IRTX_STRT
Type	RW	RW							RW	RW	RW	RW	RW	RW		RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		HW_DCM	Enables hardware DCM Set this bit to 1 to enable hardware DCM. Set this bit to 0 to disable hardware DCM.
15		DATA_INV	IR N inverter Set this bit to 1 to invert the IR data waveform only.
14:8		IRTX_BITNUM	Bit number Number of IR bits to be transmitted
7		IRTX_IRINVS	IR inverter Set this bit to 1 to invert IR output.
6		IRTX_IROS	Selects IR output 0: IR output is IRTX baseband signal. 1: IR output is IRTX modulated signal.
5		IRTX_RODR	Register transmission order 0: IRTX_Ro first, IRTX_R11 last (Ro, R1 ~ R11) 1: IRTX_R11 first, IRTX_Ro last (R11, R10 ~ Ro)
4		IRTX_BODR	Bit transmission order 0: MSB first, LSB last (ex. Ro[7], Ro[6] ~ Ro[0]) 1: LSB first, MSB last (ex. Ro[0], Ro[1] ~ Ro[7])
3		IRTX_SWO	Software output bit When the IRTX output protocol is set to software mode, the IR output will be the same as SWO.
2:1		IRTX_MODE	IR output protocol 0: Pulse-width coded protocol

Bit(s)	Mnemonic	Name	Description
0		IRTX_STRT	1: RC5 protocol 2: RC6 protocol 3: Software mode IR trigger bit 0: IR code transfer completed 1: Start to transfer IR code When IRTX output protocol is set to software mode, this bit will be set to 0 to terminate IR transmission.

1101D004 IRTXD0 **IRTX Transmission Data 0** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IRTX_R3								IRTX_R2							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRTX_R1								IRTX_R0							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		IRTX_R3	IRTX byte 3
23:16		IRTX_R2	IRTX byte 2
15:8		IRTX_R1	IRTX byte 1
7:0		IRTX_R0	IRTX byte 0

1101D008 IRTXD1 **IRTX Transmission Data 1** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IRTX_R7								IRTX_R6							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRTX_R5								IRTX_R4							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		IRTX_R7	IRTX byte 7
23:16		IRTX_R6	IRTX byte 6
15:8		IRTX_R5	IRTX byte 5
7:0		IRTX_R4	IRTX byte 4

1101D00C IRTXD2 **IRTX Transmission Data 2** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IRTX_R11								IRTX_R10							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRTX_R9								IRTX_R8							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24		IRTX_R11	IRTX byte 11
23:16		IRTX_R10	IRTX byte 10
15:8		IRTX_R9	IRTX byte 9
7:0		IRTX_R8	IRTX byte 8

1101D010 IRTX LoH **IRTX Logic 0 High Period Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									IRTX_LoH							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									IRTX_LoH							
Type									RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		IRTX_LoH	Logic 0 pulse high period The period is equal to LoH/27MHz. This register is also valid in RC5/RC6 protocol. RC5 T = 24000, so T = 24000/27MHz = 0.889ms

1101D014 IRTX LoL **IRTX Logic 0 Low Period Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									IRTX_LoL							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									IRTX_LoL							
Type									RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		IRTX_LoL	Logic 0 pulse low period The period is equal to LoL/27MHz. When in SWO, bit[2:0] indicates which PWM channel is selected.

1101D018 IRTX L1H **IRTX Logic 1 High Period Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name									IRTX_L1H							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRTX_L1H															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		IRTX_L1H	Logic 1 pulse high period The period is equal to L1H/27MHz.

1101D01C IRTX_L1L IRTX Logic 1 Low Period Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									IRTX_L1L							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRTX_L1L															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		IRTX_L1L	Logic 1 pulse low period The period is equal to L1L/27MHz.

1101D020 IRTXSYNCH IRTX Sync High Period Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									IRTX_SYNCH							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRTX_SYNCH															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		IRTX_SYNCH	SYNCH leading pulse high period The period is equal to SYNCH/27MHz. SYNCH will be ignored if RC5/RC6 protocol is adopted.

1101D024 IRTXSYNCL IRTX Sync Low Period Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									IRTX_SYNCL							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRTX_SYNCL															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:0		IRTX_SYNCL	SYNCL leading pulse low period The period is equal to SYNCL/27MHz. SYNCL will be ignored if RC5/RC6 protocol is adopted.

1101D028 IRTXMT **IRTX Modulation Parameter Register** **00E602B2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	IRTX_CDT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	1	1	1	0	0	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IRTX_CWT															
Type	RW															
Reset	0	0	0	0	0	0	1	0	1	0	1	1	0	0	1	0

Bit(s)	Mnemonic	Name	Description
31:16		IRTX_CDT	Carrier waveform duty time Duty cycle = CDT/CWT
15:0		IRTX_CWT	Default duty cycle = 230/690 = 33% Carrier waveform period

3.13 Audio System

Module name: AFE Base address: (+11220000h)

Address	Name	Width	Register Function
11220000	<u>AUDIO TOP CON0</u>	32	Audio Top Control Register 0
11220004	<u>AUDIO TOP CON1</u>	32	Audio Top Control Register 1
1122000C	<u>AUDIO TOP CON3</u>	32	Audio Top Control Register 3
11220010	<u>AFE DAC CON0</u>	32	AFE Control Register 0
11220014	<u>AFE DAC CON1</u>	32	AFE Control Register 1
11220018	<u>AFE I2S CON</u>	32	AFE I2S Control Register 0
1122001C	<u>AFE DAIBT CON0</u>	32	AFE DAI/BT Control Register 0
11220020	<u>AFE CONN0</u>	32	AFE Connection Register 0
11220024	<u>AFE CONN1</u>	32	AFE Connection Register 1
11220028	<u>AFE CONN2</u>	32	AFE Connection Register 2
1122002C	<u>AFE CONN3</u>	32	AFE Connection Register 3
11220030	<u>AFE CONN4</u>	32	AFE Connection Register 4
1122005C	<u>AFE CONN5</u>	32	AFE Connection Register 5
112200BC	<u>AFE CONN6</u>	32	AFE Connection Register 6
11220420	<u>AFE CONN7</u>	32	AFE Connection Register 7
11220438	<u>AFE CONN8</u>	32	AFE Connection Register 8
11220440	<u>AFE CONN9</u>	32	AFE Connection Register 9
11220444	<u>AFE CONN10</u>	32	AFE Connection Register 10
11220448	<u>AFE CONN11</u>	32	AFE Connection Register 11
1122044C	<u>AFE CONN12</u>	32	AFE Connection Register 12
11220450	<u>AFE CONN13</u>	32	AFE Connection Register 13
11220454	<u>AFE CONN14</u>	32	AFE Connection Register 14
11220458	<u>AFE CONN15</u>	32	AFE Connection Register 15
1122045C	<u>AFE CONN16</u>	32	AFE Connection Register 16
11220460	<u>AFE CONN17</u>	32	AFE Connection Register 17
11220464	<u>AFE CONN18</u>	32	AFE Connection Register 18
11220468	<u>AFE CONN19</u>	32	AFE Connection Register 19
1122046C	<u>AFE CONN20</u>	32	AFE Connection Register 20
11220470	<u>AFE CONN21</u>	32	AFE Connection Register 21
11220474	<u>AFE CONN22</u>	32	AFE Connection Register 22
11220478	<u>AFE CONN23</u>	32	AFE Connection Register 23
1122047C	<u>AFE CONN24</u>	32	AFE Connection Register 24
112204B0	<u>AFE CONN25</u>	32	AFE Connection Register 25
112204B4	<u>AFE CONN26</u>	32	AFE Connection Register 26
112204B8	<u>AFE CONN27</u>	32	AFE Connection Register 27
112204BC	<u>AFE CONN28</u>	32	AFE Connection Register 28
112204C0	<u>AFE CONN29</u>	32	AFE Connection Register 29
11220494	<u>AFE CONN RS</u>	32	AFE Connection Right Shift Register
11220498	<u>AFE CONN DI</u>	32	AFE Connection Dithering Register
11220034	<u>AFE I2S CON1</u>	32	AFE I2S Control Register 1
11220038	<u>AFE I2S CON2</u>	32	AFE I2S Control Register 2
1122003C	<u>AFE MRGIF CON</u>	32	AFE Merge Interface Control Register
11220040	<u>AFE DL1 BASE</u>	32	AFE DL1 Base Address Register

Address	Name	Width	Register Function
11220044	<u>AFE DL1 CUR</u>	32	AFE DL1 Cursor Register
11220048	<u>AFE DL1 END</u>	32	AFE_DL1_END
1122004C	<u>AFE I2S CON3</u>	32	AFE I2S Control Register 3
11220050	<u>AFE DL2 BASE</u>	32	AFE DL2 Base Address Register
11220054	<u>AFE DL2 CUR</u>	32	AFE DL2 Cursor Register
11220058	<u>AFE DL2 END</u>	32	AFE_DL2_END
11220360	<u>AFE DL3 BASE</u>	32	AFE DL3 Base Address Register
11220364	<u>AFE DL3 CUR</u>	32	AFE DL3 Cursor Register
11220368	<u>AFE DL3 END</u>	32	AFE_DL3_END
1122006C	<u>AFE CONN 24BIT</u>	32	AFE Connection 24-bit Register
11220070	<u>AFE AWB BASE</u>	32	AFE AWB Base Address Register
11220078	<u>AFE AWB END</u>	32	AFE AWB End Address Register
1122007C	<u>AFE AWB CUR</u>	32	AFE AWB Cursor Register
11220080	<u>AFE VUL BASE</u>	32	AFE VUL Base Address Register
11220088	<u>AFE VUL END</u>	32	AFE VUL End Address Register
1122008C	<u>AFE VUL CUR</u>	32	AFE VUL Cursor Register
11220090	<u>AFE DAI BASE</u>	32	AFE DAI Base Address Register
1122009C	<u>AFE DAI CUR</u>	32	AFE DAI Cursor Register
11220098	<u>AFE DAI END</u>	32	AFE_DAI_END
112200CC	<u>AFE MEMIF MSB</u>	32	AFE Memory Interface MSB Register
112200D0	<u>AFE MEMIF MON0</u>	32	AFE Memory Interface Monitor Register 0
112200D4	<u>AFE MEMIF MON1</u>	32	AFE Memory Interface Monitor Register 1
112200D8	<u>AFE MEMIF MON2</u>	32	AFE Memory Interface Monitor Register 2
112200E0	<u>AFE MEMIF MON4</u>	32	AFE Memory Interface Monitor Register 4
112201D0	<u>AFE SIDETONE D EBUG</u>	32	Side-Tone Debug
112201D4	<u>AFE SIDETONE M ON</u>	32	Side-Tone Debug Monitor
112201E0	<u>AFE SIDETONE C ON0</u>	32	Side-Tone Control Port 0
112201E4	<u>AFE SIDETONE C OEFF</u>	32	Side-Tone coefficient Port
112201E8	<u>AFE SIDETONE C ON1</u>	32	Side-Tone Control Port 1
112201EC	<u>AFE SIDETONE G AIN</u>	32	Side-Tone Gain Port
112201F0	<u>AFE SGEN CON0</u>	32	AFE Sine-Wave Gen Config 0
11220200	<u>AFE TOP CON0</u>	32	AFE Top Control Register 0
11220330	<u>AFE MOD DAI BA SE</u>	32	AFE MOD_DAI Base Address Register
11220338	<u>AFE MOD DAI EN D</u>	32	AFE_MOD_DAI_END
1122033C	<u>AFE MOD DAI CU R</u>	32	AFE MOD_DAI Cursor Register
11220350	<u>AFE VUL D2 BAS E</u>	32	AFE VUL_D2 Base Address Register
11220358	<u>AFE VUL D2 END</u>	32	AFE VUL_D2 End Address Register
1122035C	<u>AFE VUL D2 CUR</u>	32	AFE VUL_D2 Cursor Register
112203A0	<u>AFE IRQ MCU CO N</u>	32	AFE IRQ MCU Control Register

Address	Name	Width	Register Function
112203A4	<u>AFE IRQ MCU ST ATUS</u>	32	AFE IRQ MCU Status Register
112203A8	<u>AFE IRQ MCU CLR</u>	32	AFE IRQ Clear Register
112203AC	<u>AFE IRQ MCU CN T1</u>	32	AFE IRQ1 MCU Counter Register
112203B0	<u>AFE IRQ MCU CN T2</u>	32	AFE IRQ2 MCU Counter Register
112203B4	<u>AFE IRQ MCU EN</u>	32	AFE IRQ MCU Enable Register
112203B8	<u>AFE IRQ MCU MON2</u>	32	AFE IRQ MCU MON2 Register
112203C0	<u>AFE IRQ1 MCU CNT MON</u>	32	AFE IRQ1 MCU Count Monitor Register
112203C4	<u>AFE IRQ2 MCU CNT MON</u>	32	AFE IRQ2 MCU Count Monitor Register
112203C8	<u>AFE IRQ1 MCU EN CNT MON</u>	32	AFE IRQ1 MCU Enable Count Monitor Register
112203D0	<u>AFE MEMIF MINLEN</u>	32	AFE MEMIF Min BLength Register
112203D4	<u>AFE MEMIF MAXLEN</u>	32	AFE MEMIF Max BLength Register
112203D8	<u>AFE MEMIF PBUF SIZE</u>	32	AFE MEMIF Prefetch Buffer Size
112203F8	<u>AFE MEMIF HD MODE</u>	32	AFE MEMIF HD Mode Register
112203FC	<u>AFE MEMIF HDALIGN</u>	32	AFE MEMIF HD ALIGN Register
112203DC	<u>AFE IRQ MCU CN T7</u>	32	AFE IRQ7 MCU Counter Register
112203F0	<u>AFE APLL1 TUNER CFG</u>	32	AFE Tuner Control Register
112203F4	<u>AFE APLL2 TUNER CFG</u>	32	AFE Tuner 2 Control Register
11220410	<u>AFE GAIN1 CON0</u>	32	AFE Gain 1 Control Register 0
11220414	<u>AFE GAIN1 CON1</u>	32	AFE Gain 1 Control Register 1
11220418	<u>AFE GAIN1 CON2</u>	32	AFE Gain 1 Control Register 2
1122041C	<u>AFE GAIN1 CON3</u>	32	AFE Gain 1 Control Register 3
11220424	<u>AFE GAIN1 CUR</u>	32	AFE Gain 1 Cursor Register
11220428	<u>AFE GAIN2 CON0</u>	32	AFE Gain 2 Control Register 0
1122042C	<u>AFE GAIN2 CON1</u>	32	AFE Gain 2 Control Register 1
11220430	<u>AFE GAIN2 CON2</u>	32	AFE Gain 2 Control Register 2
11220434	<u>AFE GAIN2 CON3</u>	32	AFE Gain 2 Control Register 3
1122043C	<u>AFE GAIN2 CUR</u>	32	AFE Gain 2 Cursor Register
11220500	<u>AFE ASRC CON0</u>	32	ASRC Config 0
11220504	<u>AFE ASRC CON1</u>	32	ASRC Config 1
11220508	<u>AFE ASRC CON2</u>	32	ASRC Config 2
1122050C	<u>AFE ASRC CON3</u>	32	ASRC Config 3
11220510	<u>AFE ASRC CON4</u>	32	ASRC Config 4
11220514	<u>AFE ASRC CON5</u>	32	ASRC Config 5
11220518	<u>AFE ASRC CON6</u>	32	ASRC Config 6
1122051C	<u>AFE ASRC CON7</u>	32	ASRC Config 7

Address	Name	Width	Register Function
11220520	<u>AFE ASRC CON8</u>	32	ASRC Config 8
11220524	<u>AFE ASRC CON9</u>	32	ASRC Config 9
11220528	<u>AFE ASRC CON10</u>	32	ASRC Config 10
1122052C	<u>AFE ASRC CON11</u>	32	ASRC Config 11
11220530	<u>PCM INTF CON1</u>	32	PCM Interface Config 1
11220538	<u>PCM INTF CON2</u>	32	PCM Interface Config 2
1122053C	<u>PCM2 INTF CON</u>	32	PCM2 Interface Config
11220550	<u>AFE ASRC CON13</u>	32	ASRC Config 13
11220554	<u>AFE ASRC CON14</u>	32	ASRC Config 14
11220558	<u>AFE ASRC CON15</u>	32	ASRC Config 15
1122055C	<u>AFE ASRC CON16</u>	32	ASRC Config 16
11220560	<u>AFE ASRC CON17</u>	32	ASRC Config 17
11220564	<u>AFE ASRC CON18</u>	32	ASRC Config 18
11220568	<u>AFE ASRC CON19</u>	32	ASRC Config 19
1122056C	<u>AFE ASRC CON20</u>	32	ASRC Config 20
11220570	<u>AFE ASRC CON21</u>	32	ASRC Config 21
11220108	<u>AFE ADDA DL SR C2 CON0</u>	32	AFE_DL_SRC2 Control Register 0
1122010C	<u>AFE ADDA DL SR C2 CON1</u>	32	AFE_DL_SRC2 Control Register 1 Part
11220114	<u>AFE ADDA UL SR C CON0</u>	32	AFE Uplink SRC Control Register 0 Part
11220118	<u>AFE ADDA UL SR C CON1</u>	32	AFE Uplink SRC Control Register 1 Part
11220120	<u>AFE ADDA TOP C ON0</u>	16	AFE Top Control Register 0
11220124	<u>AFE ADDA UL DL CON0</u>	16	Audio UL and DL Control Register 0
1122012C	<u>AFE ADDA SRC D EBUG</u>	32	AFE UL Debug Control
11220130	<u>AFE ADDA SRC D EBUG MON0</u>	32	AFE Uplink SRC Monitor Register 0
11220134	<u>AFE ADDA SRC D EBUG MON1</u>	32	AFE Downlink SRC Monitor Register 1
11220138	<u>AFE ADDA NEWIF CFG0</u>	32	AFE MTK ADDA NEWIF Control Register 0
1122013C	<u>AFE ADDA NEWIF CFG1</u>	32	AFE MTK ADDA NEWIF Control Register 1
11220140	<u>AFE ADDA NEWIF CFG2</u>	32	AFE MTK ADDA NEWIF Control Register 2
11220600	<u>AFE ADDA2 TOP CON0</u>	32	EVEREST HPANC control register
11220260	<u>AFE ADDA PREDI S CON0</u>	32	AFE Pre-distortion Control Port 0 High Part
11220264	<u>AFE ADDA PREDI S CON1</u>	32	AFE Pre-distortion Control Port 1 High Part
11220270	<u>AFE MRGIF MON0</u>	32	AFE Merge Interface Monitor Register 0
11220274	<u>AFE MRGIF MON1</u>	32	AFE Merge Interface Monitor Register 1
11220278	<u>AFE MRGIF MON2</u>	32	AFE Merge Interface Monitor Register 2
1122027C	<u>AFE I2S MON</u>	32	EVEREST FM Connsys Debug Signal

Address	Name	Width	Register Function
112206C0	<u>AFE ASRC4 CON0</u>	32	ASRC4 Config 0
112206C4	<u>AFE ASRC4 CON1</u>	32	ASRC4 Config 1
112206C8	<u>AFE ASRC4 CON2</u>	32	ASRC4 Config 2
112206CC	<u>AFE ASRC4 CON3</u>	32	ASRC4 Config 3
112206D0	<u>AFE ASRC4 CON4</u>	32	ASRC4 Config 4
112206D4	<u>AFE ASRC4 CON5</u>	32	ASRC4 Config 5
112206D8	<u>AFE ASRC4 CON6</u>	32	ASRC4 Config 6
112206DC	<u>AFE ASRC4 CON7</u>	32	ASRC4 Config 7
112206E0	<u>AFE ASRC4 CON8</u>	32	ASRC4 Config 8
112206E4	<u>AFE ASRC4 CON9</u>	32	ASRC4 Config 9
112206E8	<u>AFE ASRC4 CON10</u>	32	ASRC4 Config 10
112206EC	<u>AFE ASRC4 CON11</u>	32	ASRC4 Config 11
112206F0	<u>AFE ASRC4 CON12</u>	32	ASRC4 Config 12
112206F4	<u>AFE ASRC4 CON13</u>	32	ASRC4 Config 13
112206F8	<u>AFE ASRC4 CON14</u>	32	ASRC4 Config 14
11220700	<u>AFE ASRC2 CON0</u>	32	ASRC2 Config 0
11220704	<u>AFE ASRC2 CON1</u>	32	ASRC2 Config 1
11220708	<u>AFE ASRC2 CON2</u>	32	ASRC2 Config 2
1122070C	<u>AFE ASRC2 CON3</u>	32	ASRC2 Config 3
11220710	<u>AFE ASRC2 CON4</u>	32	ASRC2 Config 4
11220714	<u>AFE ASRC2 CON5</u>	32	ASRC2 Config 5
11220718	<u>AFE ASRC2 CON6</u>	32	ASRC2 Config 6
1122071C	<u>AFE ASRC2 CON7</u>	32	ASRC2 Config 7
11220720	<u>AFE ASRC2 CON8</u>	32	ASRC2 Config 8
11220724	<u>AFE ASRC2 CON9</u>	32	ASRC2 Config 9
11220728	<u>AFE ASRC2 CON10</u>	32	ASRC2 Config 10
1122072C	<u>AFE ASRC2 CON11</u>	32	ASRC2 Config 11
11220730	<u>AFE ASRC2 CON12</u>	32	ASRC2 Config 12
11220734	<u>AFE ASRC2 CON13</u>	32	ASRC2 Config 13
11220738	<u>AFE ASRC2 CON14</u>	32	ASRC2 Config 14
11220740	<u>AFE ASRC3 CON0</u>	32	ASRC3 Config 0
11220744	<u>AFE ASRC3 CON1</u>	32	ASRC3 Config 1
11220748	<u>AFE ASRC3 CON2</u>	32	ASRC3 Config 2
1122074C	<u>AFE ASRC3 CON3</u>	32	ASRC3 Config 3
11220750	<u>AFE ASRC3 CON4</u>	32	ASRC3 Config 4
11220754	<u>AFE ASRC3 CON5</u>	32	ASRC3 Config 5
11220758	<u>AFE ASRC3 CON6</u>	32	ASRC3 Config 6
1122075C	<u>AFE ASRC3 CON7</u>	32	ASRC3 Config 7
11220760	<u>AFE ASRC3 CON8</u>	32	ASRC3 Config 8
11220764	<u>AFE ASRC3 CON9</u>	32	ASRC3 Config 9
11220768	<u>AFE ASRC3 CON10</u>	32	ASRC3 Config 10
1122076C	<u>AFE ASRC3 CON11</u>	32	ASRC3 Config 11
11220770	<u>AFE ASRC3 CON12</u>	32	ASRC3 Config 12
11220774	<u>AFE ASRC3 CON13</u>	32	ASRC2 Config 13
11220778	<u>AFE ASRC3 CON14</u>	32	ASRC2 Config 14
112205A0	<u>CLK AUDDIV 0</u>	32	Audio Clock Selection Register 0

Address	Name	Width	Register Function
112205A4	<u>CLK AUDDIV 1</u>	32	Audio Clock Selection Register 1
112205A8	<u>CLK AUDDIV 2</u>	32	Audio Clock Selection Register 2
112205AC	<u>CLK AUDDIV 3</u>	32	Audio Clock Selection Register 3
11220150	<u>AFE DMA CTL</u>	32	AFE DMA Selection Register
11220154	<u>AFE DMA MON0</u>	32	AFE DMA Monitor 0 Register
11220158	<u>AFE DMA MON1</u>	32	AFE DMA Monitor 1 Register
112203E0	<u>AFE IRQ7 MCU CNT MON</u>	32	AFE IRQ7 MCU Count Monitor Register
112203E4	<u>AFE IRQ3 MCU CNT T3</u>	32	AFE IRQ3 MCU Counter Register
112203E8	<u>AFE IRQ4 MCU CNT T4</u>	32	AFE IRQ4 MCU Counter Register
11220398	<u>AFE IRQ3 MCU CNT MON</u>	32	AFE IRQ3 MCU Count Monitor Register
1122039C	<u>AFE IRQ4 MCU CNT MON</u>	32	AFE IRQ4 MCU Count Monitor Register
112205C8	<u>AUDIO TOP DBG CON</u>	32	Audio Top IP Debug Control
112205CC	<u>AUDIO TOP DBG MON0</u>	32	Audio Top IP Debug Monitor 0
112205D0	<u>AUDIO TOP DBG MON1</u>	32	Audio Top IP Debug Monitor 1
112205D4	<u>AUDIO TOP DBG MON2</u>	32	Audio Top IP Debug Monitor 2
11220800	<u>AFE GENERAL REG0</u>	32	Audio General Purpose Register 0
11220804	<u>AFE GENERAL REG1</u>	32	Audio General Purpose Register 1
11220808	<u>AFE GENERAL REG2</u>	32	Audio General Purpose Register 2
1122080C	<u>AFE GENERAL REG3</u>	32	Audio General Purpose Register 3
11220810	<u>AFE GENERAL REG4</u>	32	Audio General Purpose Register 4
11220814	<u>AFE GENERAL REG5</u>	32	Audio General Purpose Register 5
11220818	<u>AFE GENERAL REG6</u>	32	Audio General Purpose Register 6
1122081C	<u>AFE GENERAL REG7</u>	32	Audio General Purpose Register 7
11220820	<u>AFE GENERAL REG8</u>	32	Audio General Purpose Register 8
11220824	<u>AFE GENERAL REG9</u>	32	Audio General Purpose Register 9
11220828	<u>AFE GENERAL REG10</u>	32	Audio General Purpose Register 10
1122082C	<u>AFE GENERAL REG11</u>	32	Audio General Purpose Register 11
11220830	<u>AFE GENERAL REG12</u>	32	Audio General Purpose Register 12
11220834	<u>AFE GENERAL REG13</u>	32	Audio General Purpose Register 13
11220838	<u>AFE GENERAL REG14</u>	32	Audio General Purpose Register 14

Address	Name	Width	Register Function
	G14		
1122083C	AFE_GENERAL_RE G15	32	Audio General Purpose Register 15
112203BC	AFE_IRQ_MCU_CN T5	32	AFE IRQ5 MCU Counter Register
112203CC	AFE_IRQ5_MCU_C NT_MON	32	AFE IRQ5 MCU Count Monitor Register
11220548	AFE_TDM_CON1	32	AFE TDM Config 1
1122054C	AFE_TDM_CON2	32	AFE TDM Config 2
11220370	AFE_HDMI_OUT_C ON0	32	AFE HDMI_OUT Config Register
11220374	AFE_HDMI_BASE	32	AFE HDMI Base Address Register
11220378	AFE_HDMI_CUR	32	AFE HDMI Cursor Register
1122037C	AFE_HDMI_END	32	AFE HDMI End Address Register
11220390	AFE_HDMI_CONNo	32	AFE HDMI Output Connection Control Register o
11220840	AFE_CBIP_CFG0	32	
11220844	AFE_CBIP_MON0	32	
11220848	AFE_CBIP_SLV_M UX_MON0	32	
1122084C	AFE_CBIP_SLV_D ECODER_MON0	32	
112204F0	AFE_SRAM_DELSE L_CON0	32	Memory DELSEL Control 0
112204F4	AFE_SRAM_DELSE L_CON1	32	Memory DELSEL Control 1
112201FC	AFE_SINEGEN_CO N_TDM	32	TDM SGEN control

**11220000 AUDIO_TOP
CON0**

Audio Top Control Register 0

801C4000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved	ahb_idle_en_int	ahb_idle_en_ext		pdn_tml	pdn_dac_predis	pdn_dac	pdn_adc				pdn_tdm_ck	PDN_APLL_TUNER	PDN_APLL_2_TUNER		
Type	RW	RW	RW		RW	RW	RW	RW				RW	RW	RW		
Reset	1	0	0		0	0	0	0				1	1	1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		APB3_SEL	APB_R2T	APB_W2T			PDN_24M	PDN_22M	PDN_adda4_adc	PDN_I2S				PDN_AFE		
Type		RW	RW	RW			RW	RW	RW	RW				RW		
Reset		1	0	0			0	0	0	0				0		

Bit(s)	Name	Description
31	Reserved	
30	ahb_idle_en_int	Enables AHB idle for internal bus clock 0: Disable 1: Enable
29	ahb_idle_en_ext	Enables AHB idle for external bus clock 0: Disable

Bit(s)	Name	Description
27	pdn_tm1	1: Enable Powers down ADDA ADC sine generator (test model) clock 0: Does not power down ADDA ADC sine generator
26	pdn_dac_predis	1: Power down ADDA ADC sine generator Powers down ADDA DAC pre-distortion clock 0: Does not power down ADDA DAC pre-distortion
25	pdn_dac	1: Power down ADDA DAC pre-distortion Powers down ADDA DAC clock 0: Does not power down ADDA DAC
24	pdn_adc	1: Power down ADDA DAC Powers down ADDA ADC clock 0: Does not power down ADDA ADC
20	pdn_tdm_ck	1: Power down ADDA ADC PDN control for TDM 0: Power on TDM clock
19	PDN_APLL_TUNER	1: Power down TDM clock PDN control for ap11 tuner 0: Power on ap11_tuner clock
18	PDN_APLL2_TUNER	1: Power down ap11_tuner clock PDN control for ap112 tuner 0: Power on ap11_tuner clock
14	APB3_SEL	1: Power down ap11_tuner clock Uses APB 3.0 protocol 0: Does not use APB 30
13	APB_R2T	1: Use APB 30 Read cycle for APB write 0: 1T
12	APB_W2T	1: 2T Read cycle for APB read 0: 1T
9	PDN_24M	1: 2T PDN signal for low-jitter 24.576M clock 0: Power on 24M clock
8	PDN_22M	1: Power down 24M clock PDN signal for low-jitter 22.5792M clock 0: Power on 22M clock
7	PDN_adda4_adc	1: Power down 22M clock PDN signal for adda4 clock 0: Power on ad4 clk
6	PDN_I2S	1: Power down adc4 clk PDN signal for I2S input clock 0: Power on I2S input clock
2	PDN_AFE	1: Power down I2S input clock PDN signal for AFE clock 0: Power on AFE clock
		1: Power down AFE clock

11220004 **AUDIO_TOP**
CON1

Audio Top Control Register 1

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															pdn_adc_hires_tm	pdn_adc_hires

																I	
Type																RW	RW
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name									I2S4_BCLK_SW_CG	I2S3_BCLK_SW_CG	I2S2_BCLK_SW_CG	I2S1_BCLK_SW_CG		I2S_SOFT_RST_2	I2S_SOFT_RST		
Type									RW	RW	RW	RW		RW	RW		
Reset									0	0	0	0		0	0		

Bit(s)	Name	Description
17	pdn_adc_hires_tml	Powers down ADDA ADC HIRES sine generator (test model) clock 0: Does not power down ADDA ADC HIRES sine generator 1: Power down ADDA ADC HIRES sine generator
16	pdn_adc_hires	Powers down ADDA ADC HIRES clock 0: Does not power down ADDA ADC HIRES 1: Power down ADDA ADC HIRES
7	I2S4_BCLK_SW_CG	Sets to 1 to gated I2S4 engine clock 0: Not clock-gated 1: Clock-gated
6	I2S3_BCLK_SW_CG	Sets to 1 to gated I2S3 engine clock 0: Not clock-gated 1: Clock-gated
5	I2S2_BCLK_SW_CG	Sets to 1 to gated I2S2 engine clock 0: Not clock-gated 1: Clock-gated
4	I2S1_BCLK_SW_CG	Sets to 1 to gated I2S1 engine clock 0: Not clock-gated 1: Clock-gated
2	I2S_SOFT_RST2	Soft reset bit for 4-wire DAC/ADC i2s mode Set to 1 before configure AFE_I2S_CON1 and AFE_I2S_CON2. After finishing configure, release it to 0. 0: Normal 1: Soft reset
1	I2S_SOFT_RST	Soft reset bit for 4-wire i2s mode Set to 1 before configure AFE_I2S_CON and AFE_I2S_CON3. After finishing configure, release it to 0. 0: Normal 1: Soft reset

1122000C AUDIO_TOP_CON3

Audio Top Control Register 3

60000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUSY	OS_D ISAB LE	CG_D ISAB LE													
Type	RW	RW	RW													
Reset	0	1	1													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														Rese rved		CLEA R_FL AG
Type														RW		RW

Bit(s)	Name	Description
19:16	DL1_data2_MODE	Controls the sampling frequency for downlink 1 data 2 path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k
15:12	DL3_MODE	Controls the sampling frequency for downlink 3 path. 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k
11	VUL_data2_R_MONO	Controls the data mono type for vocie uplink memory data 2 interface path 0: Mono use L channel 1: Mono use R channel
10	VUL_data2_DATA	Controls the data mode for voice uplink memory data 2 interface path 0: Stereo 1: Mono
9	VUL_data2_ON	Controls the enabling of uplink data 2 memory interface path 0: Off 1: On
8	DL1_data2_ON	Controls the enabling of downlink 1-data 2 memory interface path 0: Off 1: On
7	MOD_DAI_ON	Controls the enabling of modem PCM memory interface path 0: Off 1: On
6	AWB_ON	Controls the enabling of AWB memory interface path 0: Off 1: On
5	DL3_ON	Controls the enabling of DL3 memory interface path 0: Off 1: On
4	DAI_ON	Controls the enabling of DAI memory interface path

Bit(s)	Name	Description
3	VUL_ON	Controls the enabling of uplink memory interface path 0: Off 1: On
2	DL2_ON	Controls the enabling of downlink 2 memory interface path 0: Off 1: On
1	DL1_ON	Controls the enabling of downlink 1 memory interface path 0: Off 1: On
0	AFE_ON	Controls the enabling of the whole AFE module 0: Off 1: On

11220014 AFE_DAC_CO
N1

AFE Control Register 1

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MOD_DAI_MODE		DAI_DUP_WR	VUL_R_MONO	VUL_DATA	AXI_2X1_ISAB_LE	AWB_R_MONO	AWB_DATA	DL3_DATA	DL2_DATA	DL1_DATA	DL1_data_2_DATA	VUL_MODE			
Type	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AWB_MODE				I2S_MODE				DL2_MODE				DL1_MODE			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:30	MOD_DAI_MODE	Controls the sampling frequency for MOD_DAI path 0: 8k 1: 16k 2: 32k
29	DAI_DUP_WR	Controls the data write mode for DAI memory interface path 0: Normal write 1: Duplicated write
28	VUL_R_MONO	Controls the data mono type for vocie uplink memory interface path 0: Mono use L channel 1: Mono use R channel
27	VUL_DATA	Controls the data mode for voice uplink memory interface path 0: Stereo 1: Mono
26	AXI_2X1_CG_DISABLE	0: Enable 1: Disable
25	AWB_R_MONO	Controls the data mono type for audio write back memory interface path 0: Mono use L channel 1: Mono use R channel

Bit(s)	Name	Description
24	AWB_DATA	Controls the data mode for audio write back memory interface path 0: Stereo 1: Mono
23	DL3_DATA	Controls the data mode for downlink 3 memory interface path 0: Stereo 1: Mono
22	DL2_DATA	Controls the data mode for downlink 2 memory interface path 0: Stereo 1: Mono
21	DL1_DATA	Controls the data mode for downlink 1 memory interface path 0: Stereo 1: Mono
20	DL1_data2_DATA	Controls the data mode for downlink 1 data2 memory interface path 0: Stereo 1: Mono
19:16	VUL_MODE	Controls the sampling frequency for voice uplink path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k
15:12	AWB_MODE	Controls the sampling frequency for audio write back path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 0111b: 130k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k 1111b: 260k
11:8	I2S_MODE	Controls the sampling frequency for I2S path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k

Bit(s)	Name	Description
		0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k
7:4	DL2_MODE	Controls the sampling frequency for downlink 2 path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k
3:0	DL1_MODE	Controls the sampling frequency for downlink 1 path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k

11220018 AFE I2S CON

AFE I2S Control Register 0

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		BCK_NEG_LATCH	BCK_INV	I2S1_N_PAD_SE_L								I2S_LOOPBACK			I2S_ONOFF_NO_TRESET_ENABLE	
Type		RW	RW	RW								RW			RW	
Reset		0	0	0								0			0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				I2S1_HD_EN					INV_PAD_CTRL	I2S_BYPS_RC	INV_LRCK		I2S_FMT	I2S_SRC	I2S_WLEN	I2S_EN

Type				RW					RW	RW	RW		RW	RW	RW	RW
Reset				0					0	0	0		0	0	0	0

Bit(s)	Name	Description
30	BCK_NEG_EG_LATCH	Controls I2S input data latching time 0: Pos-edge latch 1: Neg-edge latch
29	BCK_INV	Controls I2S output bck phase 0: Not inverse bck 1: Inverse bck
28	I2SIN_PAD_SEL	Controls I2S input source If it's FM Rx i2s in, choose 0 from connsys. If mATV, choose 1 from io_mux. 0: I2S in from connsys 1: I2S in from io_mux
20	I2S_LOOPBACK	Controls I2S internal loopback mode Loopback source is from 2nd I2S output. 0: Normal I2S in 1: I2S in from internal 2nd I2S output
17	I2S_ONOFF_NOT_RESET_CK_EN ABLE	Controls I2S on/off to reset ck_enable or not 0: On/off reset ck_enable 1: On/off not reset ck_enable
12	I2S1_HD_EN	Enables low-jitter bck HD audio 0: Normal h26m clock 1: Low-jitter clock
7	INV_PAD_CTRL	Decides if the output enabling of I2S pads should be inverted 0: No inverse 1: Invert
6	I2S_BYPSRC	Bypasses SRC to I00 I01 0: Not bypass 1: Bypass
5	INV_LRCK	Controls the phase of I2S path 0: Does not invert LRCK 1: Invert LRCK for LJ mode
3	I2S_FMT	Controls the format for I2S path 0: EIAJ 1: I2S
2	I2S_SRC	Controls the master/slave for I2S path 0: Master mode. Clock goes from AFE. 1: Slave mode. Clock receives from other devices.
1	I2S_WLEN	Controls the word length of I2S 0: 16 bits 1: 32 bits
0	I2S_EN	Controls the enabling of I2S path 0: Disable I2S 1: Enable I2S

1122001C AFE_DAI BT
CON0

AFE DAI/BT Control Register 0

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				USE_MRGIF_INPUT			DAIBT_MODE	DAI_SEL		BT_LEN			DATA_RDY	BTSYNC	BT_ON	DAIBT_ON
Type				RW			RW	RW		RW			RW	RW	RW	RW
Reset				0			0	0		0	0	0	0	0	0	0

Bit(s)	Name	Description
12	USE_MRGIF_INPUT	Selects input data are from MRGIF or BT 0: Off 1: On
9	DAIBT_MODE	Selects data rate of DAI/BT 0: 8k mode 1: 16k mode
8	DAI_SEL	Selects H/L word received to DSP Suggested: 0 0: High word ([31:16]) 1: Low word ([15:0])
6:4	BT_LEN	Bluetooth PCM long frame sync length = BT_LEN + 1 Indicates DSP is ready to transmit data 0: Not ready 1: Data ready
3	DATA_RDY	
2	BTSYNC	Bluetooth PCM frame sync type 0: Not ready 1: Ready
1	BT_ON	Controls the enabling of Bluetooth function 0: Turn off BT. Turn on DAI if DAIBT_ON = 1 1: Turn on BT
0	DAIBT_ON	Controls the enabling of DAI/BT function 0: Disable DAI/BT 1: Enable DAI/BT

11220020 AFE_CONNO AFE Connection Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I31_Ooo_S	I30_Ooo_S	I29_Ooo_S	I28_Ooo_S	I27_Ooo_S	I26_Ooo_S	I25_Ooo_S	I24_Ooo_S	I23_Ooo_S	I22_Ooo_S	I21_Ooo_S	I20_Ooo_S	I19_Ooo_S	I18_Ooo_S	I17_Ooo_S	I16_Ooo_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_Ooo_S	I14_Ooo_S	I13_Ooo_S	I12_Ooo_S	I11_Ooo_S	I10_Ooo_S	I09_Ooo_S	I08_Ooo_S	I07_Ooo_S	I06_Ooo_S	I05_Ooo_S	I04_Ooo_S	I03_Ooo_S	I02_Ooo_S	I01_Ooo_S	I00_Ooo_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	I31_Ooo_S	Controls the path from I31 to Ooo 0: Off 1: On
30	I30_Ooo_S	Controls the path from I30 to Ooo 0: Off 1: On
29	I29_Ooo_S	Controls the path from I29 to Ooo

Bit(s)	Name	Description
		0: Off 1: On
28	I28_Ooo_S	Controls the path from I28 to Ooo 0: Off 1: On
27	I27_Ooo_S	Controls the path from I27 to Ooo 0: Off 1: On
26	I26_Ooo_S	Controls the path from I26 to Ooo 0: Off 1: On
25	I25_Ooo_S	Controls the path from I25 to Ooo 0: Off 1: On
24	I24_Ooo_S	Controls the path from I24 to Ooo 0: Off 1: On
23	I23_Ooo_S	Controls the path from I23 to Ooo 0: Off 1: On
22	I22_Ooo_S	Controls the path from I22 to Ooo 0: Off 1: On
21	I21_Ooo_S	Controls the path from I21 to Ooo 0: Off 1: On
20	I20_Ooo_S	Controls the path from I20 to Ooo 0: Off 1: On
19	I19_Ooo_S	Controls the path from I19 to Ooo 0: Off 1: On
18	I18_Ooo_S	Controls the path from I18 to Ooo 0: Off 1: On
17	I17_Ooo_S	Controls the path from I17 to Ooo 0: Off 1: On
16	I16_Ooo_S	Controls the path from I16 to Ooo 0: Off 1: On
15	I15_Ooo_S	Controls the path from I15 to Ooo 0: Off 1: On
14	I14_Ooo_S	Controls the path from I14 to Ooo 0: Off 1: On
13	I13_Ooo_S	Controls the path from I13 to Ooo 0: Off 1: On
12	I12_Ooo_S	Controls the path from I12 to Ooo 0: Off 1: On
11	I11_Ooo_S	Controls the path from I11 to Ooo 0: Off 1: On
10	I10_Ooo_S	Controls the path from I10 to Ooo

Bit(s)	Name	Description
		0: Off 1: On
9	I09_O00_S	Controls the path from I09 to O00 0: Off 1: On
8	I08_O00_S	Controls the path from I08 to O00 0: Off 1: On
7	I07_O00_S	Controls the path from I07 to O00 0: Off 1: On
6	I06_O00_S	Controls the path from I06 to O00 0: Off 1: On
5	I05_O00_S	Controls the path from I05 to O00 0: Off 1: On
4	I04_O00_S	Controls the path from I04 to O00 0: Off 1: On
3	I03_O00_S	Controls the path from I03 to O00 0: Off 1: On
2	I02_O00_S	Controls the path from I02 to O00 0: Off 1: On
1	I01_O00_S	Controls the path from I01 to O00 0: Off 1: On
0	I00_O00_S	Controls the path from I00 to O00 0: Off 1: On

11220024 AFE_CONN1 **AFE Connection Register 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I31_O01_S	I30_O01_S	I29_O01_S	I28_O01_S	I27_O01_S	I26_O01_S	I25_O01_S	I24_O01_S	I23_O01_S	I22_O01_S	I21_O01_S	I20_O01_S	I19_O01_S	I18_O01_S	I17_O01_S	I16_O01_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O01_S	I14_O01_S	I13_O01_S	I12_O01_S	I11_O01_S	I10_O01_S	I09_O01_S	I08_O01_S	I07_O01_S	I06_O01_S	I05_O01_S	I04_O01_S	I03_O01_S	I02_O01_S	I01_O01_S	I00_O01_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	I31_O01_S	Controls the path from I31 to O01 0: Off 1: On
30	I30_O01_S	Controls the path from I30 to O01 0: Off 1: On
29	I29_O01_S	Controls the path from I29 to O01

Bit(s)	Name	Description
		0: Off 1: On
28	I28_O01_S	Controls the path from I28 to O01 0: Off 1: On
27	I27_O01_S	Controls the path from I27 to O01 0: Off 1: On
26	I26_O01_S	Controls the path from I26 to O01 0: Off 1: On
25	I25_O01_S	Controls the path from I25 to O01 0: Off 1: On
24	I24_O01_S	Controls the path from I24 to O01 0: Off 1: On
23	I23_O01_S	Controls the path from I23 to O01 0: Off 1: On
22	I22_O01_S	Controls the path from I22 to O01 0: Off 1: On
21	I21_O01_S	Controls the path from I21 to O01 0: Off 1: On
20	I20_O01_S	Controls the path from I20 to O01 0: Off 1: On
19	I19_O01_S	Controls the path from I19 to O01 0: Off 1: On
18	I18_O01_S	Controls the path from I18 to O01 0: Off 1: On
17	I17_O01_S	Controls the path from I17 to O01 0: Off 1: On
16	I16_O01_S	Controls the path from I16 to O01 0: Off 1: On
15	I15_O01_S	Controls the path from I15 to O01 0: Off 1: On
14	I14_O01_S	Controls the path from I14 to O01 0: Off 1: On
13	I13_O01_S	Controls the path from I13 to O01 0: Off 1: On
12	I12_O01_S	Controls the path from I12 to O01 0: Off 1: On
11	I11_O01_S	Controls the path from I11 to O01 0: Off 1: On
10	I10_O01_S	Controls the path from I10 to O01

Bit(s)	Name	Description
		0: Off 1: On
9	I09_O01_S	Controls the path from I09 to O01 0: Off 1: On
8	I08_O01_S	Controls the path from I08 to O01 0: Off 1: On
7	I07_O01_S	Controls the path from I07 to O01 0: Off 1: On
6	I06_O01_S	Controls the path from I06 to O01 0: Off 1: On
5	I05_O01_S	Controls the path from I05 to O01 0: Off 1: On
4	I04_O01_S	Controls the path from I04 to O01 0: Off 1: On
3	I03_O01_S	Controls the path from I03 to O01 0: Off 1: On
2	I02_O01_S	Controls the path from I02 to O01 0: Off 1: On
1	I01_O01_S	Controls the path from I01 to O01 0: Off 1: On
0	I00_O01_S	Controls the path from I00 to O01 0: Off 1: On

11220028 AFE_CONN2 **AFE Connection Register 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I31_O02_S	I30_O02_S	I29_O02_S	I28_O02_S	I27_O02_S	I26_O02_S	I25_O02_S	I24_O02_S	I23_O02_S	I22_O02_S	I21_O02_S	I20_O02_S	I19_O02_S	I18_O02_S	I17_O02_S	I16_O02_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O02_S	I14_O02_S	I13_O02_S	I12_O02_S	I11_O02_S	I10_O02_S	I09_O02_S	I08_O02_S	I07_O02_S	I06_O02_S	I05_O02_S	I04_O02_S	I03_O02_S	I02_O02_S	I01_O02_S	I00_O02_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	I31_O02_S	Controls the path from I31 to O02 0: Off 1: On
30	I30_O02_S	Controls the path from I30 to O02 0: Off 1: On
29	I29_O02_S	Controls the path from I29 to O02

Bit(s)	Name	Description
		0: Off 1: On
28	I28_O02_S	Controls the path from I28 to O02 0: Off 1: On
27	I27_O02_S	Controls the path from I27 to O02 0: Off 1: On
26	I26_O02_S	Controls the path from I26 to O02 0: Off 1: On
25	I25_O02_S	Controls the path from I25 to O02 0: Off 1: On
24	I24_O02_S	Controls the path from I24 to O02 0: Off 1: On
23	I23_O02_S	Controls the path from I23 to O02 0: Off 1: On
22	I22_O02_S	Controls the path from I22 to O02 0: Off 1: On
21	I21_O02_S	Controls the path from I21 to O02 0: Off 1: On
20	I20_O02_S	Controls the path from I20 to O02 0: Off 1: On
19	I19_O02_S	Controls the path from I19 to O02 0: Off 1: On
18	I18_O02_S	Controls the path from I18 to O02 0: Off 1: On
17	I17_O02_S	Controls the path from I17 to O02 0: Off 1: On
16	I16_O02_S	Controls the path from I16 to O02 0: Off 1: On
15	I15_O02_S	Controls the path from I15 to O02 0: Off 1: On
14	I14_O02_S	Controls the path from I14 to O02 0: Off 1: On
13	I13_O02_S	Controls the path from I13 to O02 0: Off 1: On
12	I12_O02_S	Controls the path from I12 to O02 0: Off 1: On
11	I11_O02_S	Controls the path from I11 to O02 0: Off 1: On
10	I10_O02_S	Controls the path from I10 to O02

Bit(s)	Name	Description
		0: Off 1: On
9	I09_O02_S	Controls the path from I09 to O02 0: Off 1: On
8	I08_O02_S	Controls the path from I08 to O02 0: Off 1: On
7	I07_O02_S	Controls the path from I07 to O02 0: Off 1: On
6	I06_O02_S	Controls the path from I06 to O02 0: Off 1: On
5	I05_O02_S	Controls the path from I05 to O02 0: Off 1: On
4	I04_O02_S	Controls the path from I04 to O02 0: Off 1: On
3	I03_O02_S	Controls the path from I03 to O02 0: Off 1: On
2	I02_O02_S	Controls the path from I02 to O02 0: Off 1: On
1	I01_O02_S	Controls the path from I01 to O02 0: Off 1: On
0	I00_O02_S	Controls the path from I00 to O02 0: Off 1: On

1122002C AFE_CONN3 AFE Connection Register 3 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I31_O03_S	I30_O03_S	I29_O03_S	I28_O03_S	I27_O03_S	I26_O03_S	I25_O03_S	I24_O03_S	I23_O03_S	I22_O03_S	I21_O03_S	I20_O03_S	I19_O03_S	I18_O03_S	I17_O03_S	I16_O03_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O03_S	I14_O03_S	I13_O03_S	I12_O03_S	I11_O03_S	I10_O03_S	I09_O03_S	I08_O03_S	I07_O03_S	I06_O03_S	I05_O03_S	I04_O03_S	I03_O03_S	I02_O03_S	I01_O03_S	I00_O03_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	I31_O03_S	Controls the path from I31 to O03 0: Off 1: On
30	I30_O03_S	Controls the path from I30 to O03 0: Off 1: On
29	I29_O03_S	Controls the path from I29 to O03

Bit(s)	Name	Description
		0: Off 1: On
28	I28_O03_S	Controls the path from I28 to O03 0: Off 1: On
27	I27_O03_S	Controls the path from I27 to O03 0: Off 1: On
26	I26_O03_S	Controls the path from I26 to O03 0: Off 1: On
25	I25_O03_S	Controls the path from I25 to O03 0: Off 1: On
24	I24_O03_S	Controls the path from I24 to O03 0: Off 1: On
23	I23_O03_S	Controls the path from I23 to O03 0: Off 1: On
22	I22_O03_S	Controls the path from I22 to O03 0: Off 1: On
21	I21_O03_S	Controls the path from I21 to O03 0: Off 1: On
20	I20_O03_S	Controls the path from I20 to O03 0: Off 1: On
19	I19_O03_S	Controls the path from I19 to O03 0: Off 1: On
18	I18_O03_S	Controls the path from I18 to O03 0: Off 1: On
17	I17_O03_S	Controls the path from I17 to O03 0: Off 1: On
16	I16_O03_S	Controls the path from I16 to O03 0: Off 1: On
15	I15_O03_S	Controls the path from I15 to O03 0: Off 1: On
14	I14_O03_S	Controls the path from I14 to O03 0: Off 1: On
13	I13_O03_S	Controls the path from I13 to O03 0: Off 1: On
12	I12_O03_S	Controls the path from I12 to O03 0: Off 1: On
11	I11_O03_S	Controls the path from I11 to O03 0: Off 1: On
10	I10_O03_S	Controls the path from I10 to O03

Bit(s)	Name	Description
		0: Off 1: On
9	I09_O03_S	Controls the path from I09 to O03 0: Off 1: On
8	I08_O03_S	Controls the path from I08 to O03 0: Off 1: On
7	I07_O03_S	Controls the path from I07 to O03 0: Off 1: On
6	I06_O03_S	Controls the path from I06 to O03 0: Off 1: On
5	I05_O03_S	Controls the path from I05 to O03 0: Off 1: On
4	I04_O03_S	Controls the path from I04 to O03 0: Off 1: On
3	I03_O03_S	Controls the path from I03 to O03 0: Off 1: On
2	I02_O03_S	Controls the path from I02 to O03 0: Off 1: On
1	I01_O03_S	Controls the path from I01 to O03 0: Off 1: On
0	I00_O03_S	Controls the path from I00 to O03 0: Off 1: On

11220030 AFE CONN4 **AFE Connection Register 4** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		BYPASS_A SRC		I28_ O04_ S	I27_ O04_ S	I26_ O04_ S	I25_ O04_ S	I24_ O04_ S	I23_ O04_ S	I22_ O04_ S	I21_ O04_ S	I20_ O04_ S	I19_ O04_ S	I18_ O04_ S	I17_ O04_ S	I16_ O04_ S
Type		RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset		0		0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_ O04_ S	I14_ O04_ S	I13_ O04_ S	I12_ O04_ S	I11_ O04_ S	I10_ O04_ S	I09_ O04_ S	I08_ O04_ S	I07_ O04_ S	I06_ O04_ S	I05_ O04_ S	I04_ O04_ S	I03_ O04_ S	I02_ O04_ S	I01_ O04_ S	I00_ O04_ S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
30	BYPASS_ASRC	I2S in I_0, I_1 bypass ASRC 0: Off 1: On
28	I28_O04_S	Controls the path from I28 to O04 0: Off 1: On

Bit(s)	Name	Description
27	I27_O04_S	Controls the path from I27 to O04 0: Off 1: On
26	I26_O04_S	Controls the path from I26 to O04 0: Off 1: On
25	I25_O04_S	Controls the path from I25 to O04 0: Off 1: On
24	I24_O04_S	Controls the path from I24 to O04 0: Off 1: On
23	I23_O04_S	Controls the path from I23 to O04 0: Off 1: On
22	I22_O04_S	Controls the path from I22 to O04 0: Off 1: On
21	I21_O04_S	Controls the path from I21 to O04 0: Off 1: On
20	I20_O04_S	Controls the path from I20 to O04 0: Off 1: On
19	I19_O04_S	Controls the path from I19 to O04 0: Off 1: On
18	I18_O04_S	Controls the path from I18 to O04 0: Off 1: On
17	I17_O04_S	Controls the path from I17 to O04 0: Off 1: On
16	I16_O04_S	Controls the path from I16 to O04 0: Off 1: On
15	I15_O04_S	Controls the path from I15 to O04 0: Off 1: On
14	I14_O04_S	Controls the path from I14 to O04 0: Off 1: On
13	I13_O04_S	Controls the path from I13 to O04 0: Off 1: On
12	I12_O04_S	Controls the path from I12 to O04 0: Off 1: On
11	I11_O04_S	Controls the path from I11 to O04 0: Off 1: On
10	I10_O04_S	Controls the path from I10 to O04 0: Off 1: On
9	I09_O04_S	Controls the path from I09 to O04 0: Off 1: On

Bit(s)	Name	Description
8	I08_O04_S	Controls the path from I08 to O04 0: Off 1: On
7	I07_O04_S	Controls the path from I07 to O04 0: Off 1: On
6	I06_O04_S	Controls the path from I06 to O04 0: Off 1: On
5	I05_O04_S	Controls the path from I05 to O04 0: Off 1: On
4	I04_O04_S	Controls the path from I04 to O04 0: Off 1: On
3	I03_O04_S	Controls the path from I03 to O04 0: Off 1: On
2	I02_O04_S	Controls the path from I02 to O04 0: Off 1: On
1	I01_O04_S	Controls the path from I01 to O04 0: Off 1: On
0	I00_O04_S	Controls the path from I00 to O04 0: Off 1: On

1122005C AFE_CONN5 AFE Connection Register 5 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I31_O05_S	I30_O05_S	I29_O05_S	I28_O05_S	I27_O05_S	I26_O05_S	I25_O05_S	I24_O05_S	I23_O05_S	I22_O05_S	I21_O05_S	I20_O05_S	I19_O05_S	I18_O05_S	I17_O05_S	I16_O05_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O05_S	I14_O05_S	I13_O05_S	I12_O05_S	I11_O05_S	I10_O05_S	I09_O05_S	I08_O05_S	I07_O05_S	I06_O05_S	I05_O05_S	I04_O05_S	I03_O05_S	I02_O05_S	I01_O05_S	I00_O05_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	I31_O05_S	Controls the path from I31 to O05 0: Off 1: On
30	I30_O05_S	Controls the path from I30 to O05 0: Off 1: On
29	I29_O05_S	Controls the path from I29 to O05 0: Off 1: On
28	I28_O05_S	Controls the path from I28 to O05 0: Off 1: On

Bit(s)	Name	Description
27	I27_O05_S	Controls the path from I27 to O05 0: Off 1: On
26	I26_O05_S	Controls the path from I26 to O05 0: Off 1: On
25	I25_O05_S	Controls the path from I25 to O05 0: Off 1: On
24	I24_O05_S	Controls the path from I24 to O05 0: Off 1: On
23	I23_O05_S	Controls the path from I23 to O05 0: Off 1: On
22	I22_O05_S	Controls the path from I22 to O05 0: Off 1: On
21	I21_O05_S	Controls the path from I21 to O05 0: Off 1: On
20	I20_O05_S	Controls the path from I20 to O05 0: Off 1: On
19	I19_O05_S	Controls the path from I19 to O05 0: Off 1: On
18	I18_O05_S	Controls the path from I18 to O05 0: Off 1: On
17	I17_O05_S	Controls the path from I17 to O05 0: Off 1: On
16	I16_O05_S	Controls the path from I16 to O05 0: Off 1: On
15	I15_O05_S	Controls the path from I15 to O05 0: Off 1: On
14	I14_O05_S	Controls the path from I14 to O05 0: Off 1: On
13	I13_O05_S	Controls the path from I13 to O05 0: Off 1: On
12	I12_O05_S	Controls the path from I12 to O05 0: Off 1: On
11	I11_O05_S	Controls the path from I11 to O05 0: Off 1: On
10	I10_O05_S	Controls the path from I10 to O05 0: Off 1: On
9	I09_O05_S	Controls the path from I09 to O05 0: Off 1: On

Bit(s)	Name	Description
8	I08_O05_S	Controls the path from I08 to O05 0: Off 1: On
7	I07_O05_S	Controls the path from I07 to O05 0: Off 1: On
6	I06_O05_S	Controls the path from I06 to O05 0: Off 1: On
5	I05_O05_S	Controls the path from I05 to O05 0: Off 1: On
4	I04_O05_S	Controls the path from I04 to O05 0: Off 1: On
3	I03_O05_S	Controls the path from I03 to O05 0: Off 1: On
2	I02_O05_S	Controls the path from I02 to O05 0: Off 1: On
1	I01_O05_S	Controls the path from I01 to O05 0: Off 1: On
0	I00_O05_S	Controls the path from I00 to O05 0: Off 1: On

112200BC AFE_CONN6 **AFE Connection Register 6** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I31_O06_S	I30_O06_S	I29_O06_S	I28_O06_S	I27_O06_S	I26_O06_S	I25_O06_S	I24_O06_S	I23_O06_S	I22_O06_S	I21_O06_S	I20_O06_S	I19_O06_S	I18_O06_S	I17_O06_S	I16_O06_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O06_S	I14_O06_S	I13_O06_S	I12_O06_S	I11_O06_S	I10_O06_S	I09_O06_S	I08_O06_S	I07_O06_S	I06_O06_S	I05_O06_S	I04_O06_S	I03_O06_S	I02_O06_S	I01_O06_S	I00_O06_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	I31_O06_S	Controls the path from I31 to O06 0: No shift 1: Right shift 1 bit
30	I30_O06_S	Controls the path from I30 to O06 0: No shift 1: Right shift 1 bit
29	I29_O06_S	Controls the path from I29 to O06 0: Off 1: On
28	I28_O06_S	Controls the path from I28 to O06 0: Off 1: On

Bit(s)	Name	Description
27	I27_O06_S	Controls the path from I27 to O06 0: Off 1: On
26	I26_O06_S	Controls the path from I26 to O06 0: Off 1: On
25	I25_O06_S	Controls the path from I25 to O06 0: Off 1: On
24	I24_O06_S	Controls the path from I24 to O06 0: Off 1: On
23	I23_O06_S	Controls the path from I23 to O06 0: Off 1: On
22	I22_O06_S	Controls the path from I22 to O06 0: Off 1: On
21	I21_O06_S	Controls the path from I21 to O06 0: Off 1: On
20	I20_O06_S	Controls the path from I20 to O06 0: Off 1: On
19	I19_O06_S	Controls the path from I19 to O06 0: Off 1: On
18	I18_O06_S	Controls the path from I18 to O06 0: Off 1: On
17	I17_O06_S	Controls the path from I17 to O06 0: Off 1: On
16	I16_O06_S	Controls the path from I16 to O06 0: Off 1: On
15	I15_O06_S	Controls the path from I15 to O06 0: Off 1: On
14	I14_O06_S	Controls the path from I14 to O06 0: Off 1: On
13	I13_O06_S	Controls the path from I13 to O06 0: Off 1: On
12	I12_O06_S	Controls the path from I12 to O06 0: Off 1: On
11	I11_O06_S	Controls the path from I11 to O06 0: Off 1: On
10	I10_O06_S	Controls the path from I10 to O06 0: Off 1: On
9	I09_O06_S	Controls the path from I09 to O06 0: Off 1: On

Bit(s)	Name	Description
8	I08_O06_S	Controls the path from I08 to O06 0: Off 1: On
7	I07_O06_S	Controls the path from I07 to O06 0: Off 1: On
6	I06_O06_S	Controls the path from I06 to O06 0: Off 1: On
5	I05_O06_S	Controls the path from I05 to O06 0: Off 1: On
4	I04_O06_S	Controls the path from I04 to O06 0: Off 1: On
3	I03_O06_S	Controls the path from I03 to O06 0: Off 1: On
2	I02_O06_S	Controls the path from I02 to O06 0: Off 1: On
1	I01_O06_S	Controls the path from I01 to O06 0: Off 1: On
0	I00_O06_S	Controls the path from I00 to O06 0: Off 1: On

11220420 AFE_CONN7 AFE Connection Register 7 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I31_O07_S	I30_O07_S	I29_O07_S	I28_O07_S	I27_O07_S	I26_O07_S	I25_O07_S	I24_O07_S	I23_O07_S	I22_O07_S	I21_O07_S	I20_O07_S	I19_O07_S	I18_O07_S	I17_O07_S	I16_O07_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O07_S	I14_O07_S	I13_O07_S	I12_O07_S	I11_O07_S	I10_O07_S	I09_O07_S	I08_O07_S	I07_O07_S	I06_O07_S	I05_O07_S	I04_O07_S	I03_O07_S	I02_O07_S	I01_O07_S	I00_O07_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	I31_O07_S	Controls the path from I31 to O07 0: Off 1: On
30	I30_O07_S	Controls the path from I30 to O07 0: Off 1: On
29	I29_O07_S	Controls the path from I29 to O07 0: Off 1: On
28	I28_O07_S	Controls the path from I28 to O07 0: Off 1: On

Bit(s)	Name	Description
27	I27_O07_S	Controls the path from I27 to O07 0: Off 1: On
26	I26_O07_S	Controls the path from I26 to O07 0: Off 1: On
25	I25_O07_S	Controls the path from I25 to O07 0: Off 1: On
24	I24_O07_S	Controls the path from I24 to O07 0: Off 1: On
23	I23_O07_S	Controls the path from I23 to O07 0: Off 1: On
22	I22_O07_S	Controls the path from I22 to O07 0: Off 1: On
21	I21_O07_S	Controls the path from I21 to O07 0: Off 1: On
20	I20_O07_S	Controls the path from I20 to O07 0: Off 1: On
19	I19_O07_S	Controls the path from I19 to O07 0: Off 1: On
18	I18_O07_S	Controls the path from I18 to O07 0: Off 1: On
17	I17_O07_S	Controls the path from I17 to O07 0: Off 1: On
16	I16_O07_S	Controls the path from I16 to O07 0: Off 1: On
15	I15_O07_S	Controls the path from I15 to O07 0: Off 1: On
14	I14_O07_S	Controls the path from I14 to O07 0: Off 1: On
13	I13_O07_S	Controls the path from I13 to O07 0: Off 1: On
12	I12_O07_S	Controls the path from I12 to O07 0: Off 1: On
11	I11_O07_S	Controls the path from I11 to O07 0: Off 1: On
10	I10_O07_S	Controls the path from I10 to O07 0: Off 1: On
9	I09_O07_S	Controls the path from I09 to O07 0: Off 1: On

Bit(s)	Name	Description
8	I08_O07_S	Controls the path from I08 to O07 0: Off 1: On
7	I07_O07_S	Controls the path from I07 to O07 0: Off 1: On
6	I06_O07_S	Controls the path from I06 to O07 0: Off 1: On
5	I05_O07_S	Controls the path from I05 to O07 0: Off 1: On
4	I04_O07_S	Controls the path from I04 to O07 0: Off 1: On
3	I03_O07_S	Controls the path from I03 to O07 0: Off 1: On
2	I02_O07_S	Controls the path from I02 to O07 0: Off 1: On
1	I01_O07_S	Controls the path from I01 to O07 0: Off 1: On
0	I00_O07_S	Controls the path from I00 to O07 0: Off 1: On

11220438 AFE_CONNS **AFE Connection Register 8** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I31_O08_S	I30_O08_S	I29_O08_S	I28_O08_S	I27_O08_S	I26_O08_S	I25_O08_S	I24_O08_S	I23_O08_S	I22_O08_S	I21_O08_S	I20_O08_S	I19_O08_S	I18_O08_S	I17_O08_S	I16_O08_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O08_S	I14_O08_S	I13_O08_S	I12_O08_S	I11_O08_S	I10_O08_S	I09_O08_S	I08_O08_S	I07_O08_S	I06_O08_S	I05_O08_S	I04_O08_S	I03_O08_S	I02_O08_S	I01_O08_S	I00_O08_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	I31_O08_S	Controls the path from I31 to O08 0: No shift 1: Right shift 1 bit
30	I30_O08_S	Controls the path from I30 to O08 0: Off 1: On
29	I29_O08_S	Controls the path from I29 to O08 0: Off 1: On
28	I28_O08_S	Controls the path from I28 to O08 0: Off 1: On

Bit(s)	Name	Description
27	I27_Oo8_S	Controls the path from I27 to Oo8 0: Off 1: On
26	I26_Oo8_S	Controls the path from I26 to Oo8 0: Off 1: On
25	I25_Oo8_S	Controls the path from I25 to Oo8 0: Off 1: On
24	I24_Oo8_S	Controls the path from I24 to Oo8 0: Off 1: On
23	I23_Oo8_S	Controls the path from I23 to Oo8 0: Off 1: On
22	I22_Oo8_S	Controls the path from I22 to Oo8 0: Off 1: On
21	I21_Oo8_S	Controls the path from I21 to Oo8 0: Off 1: On
20	I20_Oo8_S	Controls the path from I20 to Oo8 0: Off 1: On
19	I19_Oo8_S	Controls the path from I19 to Oo8 0: Off 1: On
18	I18_Oo8_S	Controls the path from I18 to Oo8 0: Off 1: On
17	I17_Oo8_S	Controls the path from I17 to Oo8 0: Off 1: On
16	I16_Oo8_S	Controls the path from I16 to Oo8 0: Off 1: On
15	I15_Oo8_S	Controls the path from I15 to Oo8 0: Off 1: On
14	I14_Oo8_S	Controls the path from I14 to Oo8 0: Off 1: On
13	I13_Oo8_S	Controls the path from I13 to Oo8 0: Off 1: On
12	I12_Oo8_S	Controls the path from I12 to Oo8 0: Off 1: On
11	I11_Oo8_S	Controls the path from I11 to Oo8 0: Off 1: On
10	I10_Oo8_S	Controls the path from I10 to Oo8 0: Off 1: On
9	I09_Oo8_S	Controls the path from I09 to Oo8 0: Off 1: On

Bit(s)	Name	Description
8	I08_Oo8_S	Controls the path from I08 to Oo8 0: Off 1: On
7	I07_Oo8_S	Controls the path from I07 to Oo8 0: Off 1: On
6	I06_Oo8_S	Controls the path from I06 to Oo8 0: Off 1: On
5	I05_Oo8_S	Controls the path from I05 to Oo8 0: Off 1: On
4	I04_Oo8_S	Controls the path from I04 to Oo8 0: Off 1: On
3	I03_Oo8_S	Controls the path from I03 to Oo8 0: Off 1: On
2	I02_Oo8_S	Controls the path from I02 to Oo8 0: Off 1: On
1	I01_Oo8_S	Controls the path from I01 to Oo8 0: Off 1: On
0	I00_Oo8_S	Controls the path from I00 to Oo8 0: Off 1: On

11220440 AFE_CONN9 AFE Connection Register 9 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			I29_Oo9_S	I28_Oo9_S	I27_Oo9_S	I26_Oo9_S	I25_Oo9_S	I24_Oo9_S	I23_Oo9_S	I22_Oo9_S	I21_Oo9_S	I20_Oo9_S	I19_Oo9_S	I18_Oo9_S	I17_Oo9_S	I16_Oo9_S
Type			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_Oo9_S	I14_Oo9_S	I13_Oo9_S	I12_Oo9_S	I11_Oo9_S	I10_Oo9_S	I09_Oo9_S	I08_Oo9_S	I07_Oo9_S	I06_Oo9_S	I05_Oo9_S	I04_Oo9_S	I03_Oo9_S	I02_Oo9_S	I01_Oo9_S	I00_Oo9_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
29	I29_Oo9_S	Controls the path from I29 to Oo9 0: Off 1: On
28	I28_Oo9_S	Controls the path from I28 to Oo9 0: Off 1: On
27	I27_Oo9_S	Controls the path from I27 to Oo9 0: Off 1: On
26	I26_Oo9_S	Controls the path from I26 to Oo9 0: Off

Bit(s)	Name	Description
25	I25_O09_S	1: On Controls the path from I25 to O09 0: Off
24	I24_O09_S	1: On Controls the path from I24 to O09 0: Off
23	I23_O09_S	1: On Controls the path from I23 to O09 0: Off
22	I22_O09_S	1: On Controls the path from I22 to O09 0: Off
21	I21_O09_S	1: On Controls the path from I21 to O09 0: Off
20	I20_O09_S	1: On Controls the path from I20 to O09 0: Off
19	I19_O09_S	1: On Controls the path from I19 to O09 0: Off
18	I18_O09_S	1: On Controls the path from I18 to O09 0: Off
17	I17_O09_S	1: On Controls the path from I17 to O09 0: Off
16	I16_O09_S	1: On Controls the path from I16 to O09 0: Off
15	I15_O09_S	1: On Controls the path from I15 to O09 0: Off
14	I14_O09_S	1: On Controls the path from I14 to O09 0: Off
13	I13_O09_S	1: On Controls the path from I13 to O09 0: Off
12	I12_O09_S	1: On Controls the path from I12 to O09 0: Off
11	I11_O09_S	1: On Controls the path from I11 to O09 0: Off
10	I10_O09_S	1: On Controls the path from I10 to O09 0: Off
9	I09_O09_S	1: On Controls the path from I09 to O09 0: Off
8	I08_O09_S	1: On Controls the path from I08 to O09 0: Off
7	I07_O09_S	1: On Controls the path from I07 to O09 0: Off

Bit(s)	Name	Description
6	I06_O09_S	1: On Controls the path from I06 to O09 0: Off
5	I05_O09_S	1: On Controls the path from I05 to O09 0: Off
4	I04_O09_S	1: On Controls the path from I04 to O09 0: Off
3	I03_O09_S	1: On Controls the path from I03 to O09 0: Off
2	I02_O09_S	1: On Controls the path from I02 to O09 0: Off
1	I01_O09_S	1: On Controls the path from I01 to O09 0: Off
0	I00_O09_S	1: On Controls the path from I00 to O09 0: Off

11220444 AFE_CONN10 AFE Connection Register 10 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O10_S	I27_O10_S	I26_O10_S	I25_O10_S	I24_O10_S	I23_O10_S	I22_O10_S	I21_O10_S	I20_O10_S	I19_O10_S	I18_O10_S	I17_O10_S	I16_O10_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O10_S	I14_O10_S	I13_O10_S	I12_O10_S	I11_O10_S	I10_O10_S	I09_O10_S	I08_O10_S	I07_O10_S	I06_O10_S	I05_O10_S	I04_O10_S	I03_O10_S	I02_O10_S	I01_O10_S	I00_O10_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O10_S	Controls the path from I28 to O10 0: Off 1: On
27	I27_O10_S	Controls the path from I27 to O10 0: Off 1: On
26	I26_O10_S	Controls the path from I26 to O10 0: Off 1: On
25	I25_O10_S	Controls the path from I25 to O10 0: Off 1: On
24	I24_O10_S	Controls the path from I24 to O10 0: Off 1: On
23	I23_O10_S	Controls the path from I23 to O10

Bit(s)	Name	Description
		0: Off 1: On
22	I22_O10_S	Controls the path from I22 to O10 0: Off 1: On
21	I21_O10_S	Controls the path from I21 to O10 0: Off 1: On
20	I20_O10_S	Controls the path from I20 to O10 0: Off 1: On
19	I19_O10_S	Controls the path from I19 to O10 0: Off 1: On
18	I18_O10_S	Controls the path from I18 to O10 0: Off 1: On
17	I17_O10_S	Controls the path from I17 to O10 0: Off 1: On
16	I16_O10_S	Controls the path from I16 to O10 0: Off 1: On
15	I15_O10_S	Controls the path from I15 to O10 0: Off 1: On
14	I14_O10_S	Controls the path from I14 to O10 0: Off 1: On
13	I13_O10_S	Controls the path from I13 to O10 0: Off 1: On
12	I12_O10_S	Controls the path from I12 to O10 0: Off 1: On
11	I11_O10_S	Controls the path from I11 to O10 0: Off 1: On
10	I10_O10_S	Controls the path from I10 to O10 0: Off 1: On
9	I09_O10_S	Controls the path from I09 to O10 0: Off 1: On
8	I08_O10_S	Controls the path from I08 to O10 0: Off 1: On
7	I07_O10_S	Controls the path from I07 to O10 0: Off 1: On
6	I06_O10_S	Controls the path from I06 to O10 0: Off 1: On
5	I05_O10_S	Controls the path from I05 to O10 0: Off 1: On
4	I04_O10_S	Controls the path from I04 to O10

Bit(s)	Name	Description
		0: Off 1: On
3	I03_O10_S	Controls the path from I03 to O10 0: Off 1: On
2	I02_O10_S	Controls the path from I02 to O10 0: Off 1: On
1	I01_O10_S	Controls the path from I01 to O10 0: Off 1: On
0	I00_O10_S	Controls the path from I00 to O10 0: Off 1: On

11220448 AFE_CONN11 **AFE Connection Register 11** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O11_S	I27_O11_S	I26_O11_S	I25_O11_S	I24_O11_S	I23_O11_S	I22_O11_S	I21_O11_S	I20_O11_S	I19_O11_S	I18_O11_S	I17_O11_S	I16_O11_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O11_S	I14_O11_S	I13_O11_S	I12_O11_S	I11_O11_S	I10_O11_S	I09_O11_S	I08_O11_S	I07_O11_S	I06_O11_S	I05_O11_S	I04_O11_S	I03_O11_S	I02_O11_S	I01_O11_S	I00_O11_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O11_S	Controls the path from I28 to O11 0: Off 1: On
27	I27_O11_S	Controls the path from I27 to O11 0: Off 1: On
26	I26_O11_S	Controls the path from I26 to O11 0: Off 1: On
25	I25_O11_S	Controls the path from I25 to O11 0: Off 1: On
24	I24_O11_S	Controls the path from I24 to O11 0: Off 1: On
23	I23_O11_S	Controls the path from I23 to O11 0: Off 1: On
22	I22_O11_S	Controls the path from I22 to O11 0: Off 1: On
21	I21_O11_S	Controls the path from I21 to O11 0: Off 1: On

Bit(s)	Name	Description
20	I20_O11_S	Controls the path from I20 to O11 0: Off 1: On
19	I19_O11_S	Controls the path from I19 to O11 0: Off 1: On
18	I18_O11_S	Controls the path from I18 to O11 0: Off 1: On
17	I17_O11_S	Controls the path from I17 to O11 0: Off 1: On
16	I16_O11_S	Controls the path from I16 to O11 0: Off 1: On
15	I15_O11_S	Controls the path from I15 to O11 0: Off 1: On
14	I14_O11_S	Controls the path from I14 to O11 0: Off 1: On
13	I13_O11_S	Controls the path from I13 to O11 0: Off 1: On
12	I12_O11_S	Controls the path from I12 to O11 0: Off 1: On
11	I11_O11_S	Controls the path from I11 to O11 0: Off 1: On
10	I10_O11_S	Controls the path from I10 to O11 0: Off 1: On
9	I09_O11_S	Controls the path from I09 to O11 0: Off 1: On
8	I08_O11_S	Controls the path from I08 to O11 0: Off 1: On
7	I07_O11_S	Controls the path from I07 to O11 0: Off 1: On
6	I06_O11_S	Controls the path from I06 to O11 0: Off 1: On
5	I05_O11_S	Controls the path from I05 to O11 0: Off 1: On
4	I04_O11_S	Controls the path from I04 to O11 0: Off 1: On
3	I03_O11_S	Controls the path from I03 to O11 0: Off 1: On
2	I02_O11_S	Controls the path from I02 to O11 0: Off 1: On

Bit(s)	Name	Description
1	I01_O11_S	Controls the path from I01 to O11 0: Off 1: On
0	I00_O11_S	Controls the path from I00 to O11 0: Off 1: On

1122044C AFE_CONN12 AFE Connection Register 12 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O12_S	I27_O12_S	I26_O12_S	I25_O12_S	I24_O12_S	I23_O12_S	I22_O12_S	I21_O12_S	I20_O12_S	I19_O12_S	I18_O12_S	I17_O12_S	I16_O12_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O12_S	I14_O12_S	I13_O12_S	I12_O12_S	I11_O12_S	I10_O12_S	I09_O12_S	I08_O12_S	I07_O12_S	I06_O12_S	I05_O12_S	I04_O12_S	I03_O12_S	I02_O12_S	I01_O12_S	I00_O12_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O12_S	Controls the path from I28 to O12 0: Off 1: On
27	I27_O12_S	Controls the path from I27 to O12 0: Off 1: On
26	I26_O12_S	Controls the path from I26 to O12 0: Off 1: On
25	I25_O12_S	Controls the path from I25 to O12 0: Off 1: On
24	I24_O12_S	Controls the path from I24 to O12 0: Off 1: On
23	I23_O12_S	Controls the path from I23 to O12 0: Off 1: On
22	I22_O12_S	Controls the path from I22 to O12 0: Off 1: On
21	I21_O12_S	Controls the path from I21 to O12 0: Off 1: On
20	I20_O12_S	Controls the path from I20 to O12 0: Off 1: On
19	I19_O12_S	Controls the path from I19 to O12 0: Off 1: On
18	I18_O12_S	Controls the path from I18 to O12 0: Off

Bit(s)	Name	Description
		1: On
17	I17_O12_S	Controls the path from I17 to O12 0: Off 1: On
16	I16_O12_S	Controls the path from I16 to O12 0: Off 1: On
15	I15_O12_S	Controls the path from I15 to O12 0: Off 1: On
14	I14_O12_S	Controls the path from I14 to O12 0: Off 1: On
13	I13_O12_S	Controls the path from I13 to O12 0: Off 1: On
12	I12_O12_S	Controls the path from I12 to O12 0: Off 1: On
11	I11_O12_S	Controls the path from I11 to O12 0: Off 1: On
10	I10_O12_S	Controls the path from I10 to O12 0: Off 1: On
9	I09_O12_S	Controls the path from I09 to O12 0: Off 1: On
8	I08_O12_S	Controls the path from I08 to O12 0: Off 1: On
7	I07_O12_S	Controls the path from I07 to O12 0: Off 1: On
6	I06_O12_S	Controls the path from I06 to O12 0: Off 1: On
5	I05_O12_S	Controls the path from I05 to O12 0: Off 1: On
4	I04_O12_S	Controls the path from I04 to O12 0: Off 1: On
3	I03_O12_S	Controls the path from I03 to O12 0: Off 1: On
2	I02_O12_S	Controls the path from I02 to O12 0: Off 1: On
1	I01_O12_S	Controls the path from I01 to O12 0: Off 1: On
0	I00_O12_S	Controls the path from I00 to O12 0: Off 1: On

11220450 AFE_CONN13 AFE Connection Register 13 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O13_S	I27_O13_S	I26_O13_S	I25_O13_S	I24_O13_S	I23_O13_S	I22_O13_S	I21_O13_S	I20_O13_S	I19_O13_S	I18_O13_S	I17_O13_S	I16_O13_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O13_S	I14_O13_S	I13_O13_S	I12_O13_S	I11_O13_S	I10_O13_S	I09_O13_S	I08_O13_S	I07_O13_S	I06_O13_S	I05_O13_S	I04_O13_S	I03_O13_S	I02_O13_S	I01_O13_S	I00_O13_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O13_S	Controls the path from I28 to O13 0: Off 1: On
27	I27_O13_S	Controls the path from I27 to O13 0: Off 1: On
26	I26_O13_S	Controls the path from I26 to O13 0: Off 1: On
25	I25_O13_S	Controls the path from I25 to O13 0: Off 1: On
24	I24_O13_S	Controls the path from I24 to O13 0: Off 1: On
23	I23_O13_S	Controls the path from I23 to O13 0: Off 1: On
22	I22_O13_S	Controls the path from I22 to O13 0: Off 1: On
21	I21_O13_S	Controls the path from I21 to O13 0: Off 1: On
20	I20_O13_S	Controls the path from I20 to O13 0: Off 1: On
19	I19_O13_S	Controls the path from I19 to O13 0: Off 1: On
18	I18_O13_S	Controls the path from I18 to O13 0: Off 1: On
17	I17_O13_S	Controls the path from I17 to O13 0: Off 1: On
16	I16_O13_S	Controls the path from I16 to O13 0: Off 1: On
15	I15_O13_S	Controls the path from I15 to O13 0: Off

Bit(s)	Name	Description
14	I14_O13_S	1: On Controls the path from I14 to O13 0: Off
13	I13_O13_S	1: On Controls the path from I13 to O13 0: Off
12	I12_O13_S	1: On Controls the path from I12 to O13 0: Off
11	I11_O13_S	1: On Controls the path from I11 to O13 0: Off
10	I10_O13_S	1: On Controls the path from I10 to O13 0: Off
9	I09_O13_S	1: On Controls the path from I09 to O13 0: Off
8	I08_O13_S	1: On Controls the path from I08 to O13 0: Off
7	I07_O13_S	1: On Controls the path from I07 to O13 0: Off
6	I06_O13_S	1: On Controls the path from I06 to O13 0: Off
5	I05_O13_S	1: On Controls the path from I05 to O13 0: Off
4	I04_O13_S	1: On Controls the path from I04 to O13 0: Off
3	I03_O13_S	1: On Controls the path from I03 to O13 0: Off
2	I02_O13_S	1: On Controls the path from I02 to O13 0: Off
1	I01_O13_S	1: On Controls the path from I01 to O13 0: Off
0	I00_O13_S	1: On Controls the path from I00 to O13 0: Off

11220454 AFE_CONN14 **AFE Connection Register 14** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O14_S	I27_O14_S	I26_O14_S	I25_O14_S	I24_O14_S	I23_O14_S	I22_O14_S	I21_O14_S	I20_O14_S	I19_O14_S	I18_O14_S	I17_O14_S	I16_O14_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O14_S	I14_O14_S	I13_O14_S	I12_O14_S	I11_O14_S	I10_O14_S	I09_O14_S	I08_O14_S	I07_O14_S	I06_O14_S	I05_O14_S	I04_O14_S	I03_O14_S	I02_O14_S	I01_O14_S	I00_O14_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O14_S	Controls the path from I28 to O14 0: Off 1: On
27	I27_O14_S	Controls the path from I27 to O14 0: Off 1: On
26	I26_O14_S	Controls the path from I26 to O14 0: Off 1: On
25	I25_O14_S	Controls the path from I25 to O14 0: Off 1: On
24	I24_O14_S	Controls the path from I24 to O14 0: Off 1: On
23	I23_O14_S	Controls the path from I23 to O14 0: Off 1: On
22	I22_O14_S	Controls the path from I22 to O14 0: Off 1: On
21	I21_O14_S	Controls the path from I21 to O14 0: Off 1: On
20	I20_O14_S	Controls the path from I20 to O14 0: Off 1: On
19	I19_O14_S	Controls the path from I19 to O14 0: Off 1: On
18	I18_O14_S	Controls the path from I18 to O14 0: Off 1: On
17	I17_O14_S	Controls the path from I17 to O14 0: Off 1: On
16	I16_O14_S	Controls the path from I16 to O14 0: Off 1: On
15	I15_O14_S	Controls the path from I15 to O14 0: Off 1: On
14	I14_O14_S	Controls the path from I14 to O14 0: Off 1: On
13	I13_O14_S	Controls the path from I13 to O14 0: Off 1: On
12	I12_O14_S	Controls the path from I12 to O14

Bit(s)	Name	Description
		0: Off 1: On
11	I11_O14_S	Controls the path from I11 to O14 0: Off 1: On
10	I10_O14_S	Controls the path from I10 to O14 0: Off 1: On
9	I09_O14_S	Controls the path from I09 to O14 0: Off 1: On
8	I08_O14_S	Controls the path from I08 to O14 0: Off 1: On
7	I07_O14_S	Controls the path from I07 to O14 0: Off 1: On
6	I06_O14_S	Controls the path from I06 to O14 0: Off 1: On
5	I05_O14_S	Controls the path from I05 to O14 0: Off 1: On
4	I04_O14_S	Controls the path from I04 to O14 0: Off 1: On
3	I03_O14_S	Controls the path from I03 to O14 0: Off 1: On
2	I02_O14_S	Controls the path from I02 to O14 0: Off 1: On
1	I01_O14_S	Controls the path from I01 to O14 0: Off 1: On
0	I00_O14_S	Controls the path from I00 to O14 0: Off 1: On

11220458 AFE_CONN15 **AFE Connection Register 15** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_ O15_ S	I27_ O15_ S	I26_ O15_ S	I25_ O15_ S	I24_ O15_ S	I23_ O15_ S	I22_ O15_ S	I21_ O15_ S	I20_ O15_ S	I19_ O15_ S	I18_ O15_ S	I17_ O15_ S	I16_ O15_ S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_ O15_ S	I14_ O15_ S	I13_ O15_ S	I12_ O15_ S	I11_ O15_ S	I10_ O15_ S	I09_ O15_ S	I08_ O15_ S	I07_ O15_ S	I06_ O15_ S	I05_ O15_ S	I04_ O15_ S	I03_ O15_ S	I02_ O15_ S	I01_ O15_ S	I00_ O15_ S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
28	I28_O15_S	Controls the path from I28 to O15 0: Off 1: On
27	I27_O15_S	Controls the path from I27 to O15 0: Off 1: On
26	I26_O15_S	Controls the path from I26 to O15 0: Off 1: On
25	I25_O15_S	Controls the path from I25 to O15 0: Off 1: On
24	I24_O15_S	Controls the path from I24 to O15 0: Off 1: On
23	I23_O15_S	Controls the path from I23 to O15 0: Off 1: On
22	I22_O15_S	Controls the path from I22 to O15 0: Off 1: On
21	I21_O15_S	Controls the path from I21 to O15 0: Off 1: On
20	I20_O15_S	Controls the path from I20 to O15 0: Off 1: On
19	I19_O15_S	Controls the path from I19 to O15 0: Off 1: On
18	I18_O15_S	Controls the path from I18 to O15 0: Off 1: On
17	I17_O15_S	Controls the path from I17 to O15 0: Off 1: On
16	I16_O15_S	Controls the path from I16 to O15 0: Off 1: On
15	I15_O15_S	Controls the path from I15 to O15 0: Off 1: On
14	I14_O15_S	Controls the path from I14 to O15 0: Off 1: On
13	I13_O15_S	Controls the path from I13 to O15 0: Off 1: On
12	I12_O15_S	Controls the path from I12 to O15 0: Off 1: On
11	I11_O15_S	Controls the path from I11 to O15 0: Off 1: On
10	I10_O15_S	Controls the path from I10 to O15 0: Off 1: On

Bit(s)	Name	Description
9	I09_O15_S	Controls the path from I09 to O15 0: Off 1: On
8	I08_O15_S	Controls the path from I08 to O15 0: Off 1: On
7	I07_O15_S	Controls the path from I07 to O15 0: Off 1: On
6	I06_O15_S	Controls the path from I06 to O15 0: Off 1: On
5	I05_O15_S	Controls the path from I05 to O15 0: Off 1: On
4	I04_O15_S	Controls the path from I04 to O15 0: Off 1: On
3	I03_O15_S	Controls the path from I03 to O15 0: Off 1: On
2	I02_O15_S	Controls the path from I02 to O15 0: Off 1: On
1	I01_O15_S	Controls the path from I01 to O15 0: Off 1: On
0	I00_O15_S	Controls the path from I00 to O15 0: Off 1: On

1122045C AFE_CONN16 **AFE Connection Register 16** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_ O16_ S	I27_ O16_ S	I26_ O16_ S	I25_ O16_ S	I24_ O16_ S	I23_ O16_ S	I22_ O16_ S	I21_ O16_ S	I20_ O16_ S	I19_ O16_ S	I18_ O16_ S	I17_ O16_ S	I16_ O16_ S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_ O16_ S	I14_ O16_ S	I13_ O16_ S	I12_ O16_ S	I11_ O16_ S	I10_ O16_ S	I09_ O16_ S	I08_ O16_ S	I07_ O16_ S	I06_ O16_ S	I05_ O16_ S	I04_ O16_ S	I03_ O16_ S	I02_ O16_ S	I01_ O16_ S	I00_ O16_ S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O16_S	Controls the path from I28 to O16 0: Off 1: On
27	I27_O16_S	Controls the path from I27 to O16 0: Off 1: On
26	I26_O16_S	Controls the path from I26 to O16 0: Off

Bit(s)	Name	Description
25	I25_O16_S	1: On Controls the path from I25 to O16 0: Off
24	I24_O16_S	1: On Controls the path from I24 to O16 0: Off
23	I23_O16_S	1: On Controls the path from I23 to O16 0: Off
22	I22_O16_S	1: On Controls the path from I22 to O16 0: Off
21	I21_O16_S	1: On Controls the path from I21 to O16 0: Off
20	I20_O16_S	1: On Controls the path from I20 to O16 0: Off
19	I19_O16_S	1: On Controls the path from I19 to O16 0: Off
18	I18_O16_S	1: On Controls the path from I18 to O16 0: Off
17	I17_O16_S	1: On Controls the path from I17 to O16 0: Off
16	I16_O16_S	1: On Controls the path from I16 to O16 0: Off
15	I15_O16_S	1: On Controls the path from I15 to O16 0: Off
14	I14_O16_S	1: On Controls the path from I14 to O16 0: Off
13	I13_O16_S	1: On Controls the path from I13 to O16 0: Off
12	I12_O16_S	1: On Controls the path from I12 to O16 0: Off
11	I11_O16_S	1: On Controls the path from I11 to O16 0: Off
10	I10_O16_S	1: On Controls the path from I10 to O16 0: Off
9	I09_O16_S	1: On Controls the path from I09 to O16 0: Off
8	I08_O16_S	1: On Controls the path from I08 to O16 0: Off
7	I07_O16_S	1: On Controls the path from I07 to O16 0: Off

Bit(s)	Name	Description
6	I06_O16_S	1: On Controls the path from I06 to O16 0: Off
5	I05_O16_S	1: On Controls the path from I05 to O16 0: Off
4	I04_O16_S	1: On Controls the path from I04 to O16 0: Off
3	I03_O16_S	1: On Controls the path from I03 to O16 0: Off
2	I02_O16_S	1: On Controls the path from I02 to O16 0: Off
1	I01_O16_S	1: On Controls the path from I01 to O16 0: Off
0	I00_O16_S	1: On Controls the path from I00 to O16 0: Off

11220460 AFE_CONN17 **AFE Connection Register 17** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O17_S	I27_O17_S	I26_O17_S	I25_O17_S	I24_O17_S	I23_O17_S	I22_O17_S	I21_O17_S	I20_O17_S	I19_O17_S	I18_O17_S	I17_O17_S	I16_O17_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O17_S	I14_O17_S	I13_O17_S	I12_O17_S	I11_O17_S	I10_O17_S	I09_O17_S	I08_O17_S	I07_O17_S	I06_O17_S	I05_O17_S	I04_O17_S	I03_O17_S	I02_O17_S	I01_O17_S	I00_O17_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O17_S	Controls the path from I28 to O17 0: Off 1: On
27	I27_O17_S	Controls the path from I27 to O17 0: Off 1: On
26	I26_O17_S	Controls the path from I26 to O17 0: Off 1: On
25	I25_O17_S	Controls the path from I25 to O17 0: Off 1: On
24	I24_O17_S	Controls the path from I24 to O17 0: Off 1: On
23	I23_O17_S	Controls the path from I23 to O17

Bit(s)	Name	Description
		0: Off 1: On
22	I22_O17_S	Controls the path from I22 to O17 0: Off 1: On
21	I21_O17_S	Controls the path from I21 to O17 0: Off 1: On
20	I20_O17_S	Controls the path from I20 to O17 0: Off 1: On
19	I19_O17_S	Controls the path from I19 to O17 0: Off 1: On
18	I18_O17_S	Controls the path from I18 to O17 0: Off 1: On
17	I17_O17_S	Controls the path from I17 to O17 0: Off 1: On
16	I16_O17_S	Controls the path from I16 to O17 0: Off 1: On
15	I15_O17_S	Controls the path from I15 to O17 0: Off 1: On
14	I14_O17_S	Controls the path from I14 to O17 0: Off 1: On
13	I13_O17_S	Controls the path from I13 to O17 0: Off 1: On
12	I12_O17_S	Controls the path from I12 to O17 0: Off 1: On
11	I11_O17_S	Controls the path from I11 to O17 0: Off 1: On
10	I10_O17_S	Controls the path from I10 to O17 0: Off 1: On
9	I09_O17_S	Controls the path from I09 to O17 0: Off 1: On
8	I08_O17_S	Controls the path from I08 to O17 0: Off 1: On
7	I07_O17_S	Controls the path from I07 to O17 0: Off 1: On
6	I06_O17_S	Controls the path from I06 to O17 0: Off 1: On
5	I05_O17_S	Controls the path from I05 to O17 0: Off 1: On
4	I04_O17_S	Controls the path from I04 to O17

Bit(s)	Name	Description
		0: Off 1: On
3	I03_O17_S	Controls the path from I03 to O17 0: Off 1: On
2	I02_O17_S	Controls the path from I02 to O17 0: Off 1: On
1	I01_O17_S	Controls the path from I01 to O17 0: Off 1: On
0	I00_O17_S	Controls the path from I00 to O17 0: Off 1: On

11220464 AFE_CONN18 **AFE Connection Register 18** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O18_S	I27_O18_S	I26_O18_S	I25_O18_S	I24_O18_S	I23_O18_S	I22_O18_S	I21_O18_S	I20_O18_S	I19_O18_S	I18_O18_S	I17_O18_S	I16_O18_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O18_S	I14_O18_S	I13_O18_S	I12_O18_S	I11_O18_S	I10_O18_S	I09_O18_S	I08_O18_S	I07_O18_S	I06_O18_S	I05_O18_S	I04_O18_S	I03_O18_S	I02_O18_S	I01_O18_S	I00_O18_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O18_S	Controls the path from I28 to O18 0: Off 1: On
27	I27_O18_S	Controls the path from I27 to O18 0: Off 1: On
26	I26_O18_S	Controls the path from I26 to O18 0: Off 1: On
25	I25_O18_S	Controls the path from I25 to O18 0: Off 1: On
24	I24_O18_S	Controls the path from I24 to O18 0: Off 1: On
23	I23_O18_S	Controls the path from I23 to O18 0: Off 1: On
22	I22_O18_S	Controls the path from I22 to O18 0: Off 1: On
21	I21_O18_S	Controls the path from I21 to O18 0: Off 1: On

Bit(s)	Name	Description
20	I20_O18_S	Controls the path from I20 to O18 0: Off 1: On
19	I19_O18_S	Controls the path from I19 to O18 0: Off 1: On
18	I18_O18_S	Controls the path from I18 to O18 0: Off 1: On
17	I17_O18_S	Controls the path from I17 to O18 0: Off 1: On
16	I16_O18_S	Controls the path from I16 to O18 0: Off 1: On
15	I15_O18_S	Controls the path from I15 to O18 0: Off 1: On
14	I14_O18_S	Controls the path from I14 to O18 0: Off 1: On
13	I13_O18_S	Controls the path from I13 to O18 0: Off 1: On
12	I12_O18_S	Controls the path from I12 to O18 0: Off 1: On
11	I11_O18_S	Controls the path from I11 to O18 0: Off 1: On
10	I10_O18_S	Controls the path from I10 to O18 0: Off 1: On
9	I09_O18_S	Controls the path from I09 to O18 0: Off 1: On
8	I08_O18_S	Controls the path from I08 to O18 0: Off 1: On
7	I07_O18_S	Controls the path from I07 to O18 0: Off 1: On
6	I06_O18_S	Controls the path from I06 to O18 0: Off 1: On
5	I05_O18_S	Controls the path from I05 to O18 0: Off 1: On
4	I04_O18_S	Controls the path from I04 to O18 0: Off 1: On
3	I03_O18_S	Controls the path from I03 to O18 0: Off 1: On
2	I02_O18_S	Controls the path from I02 to O18 0: Off 1: On

Bit(s)	Name	Description
1	I01_O18_S	Controls the path from I01 to O18 0: Off 1: On
0	I00_O18_S	Controls the path from I00 to O18 0: Off 1: On

11220468 AFE_CONN19 AFE Connection Register 19 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O19_S	I27_O19_S	I26_O19_S	I25_O19_S	I24_O19_S	I23_O19_S	I22_O19_S	I21_O19_S	I20_O19_S	I19_O19_S	I18_O19_S	I17_O19_S	I16_O19_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O19_S	I14_O19_S	I13_O19_S	I12_O19_S	I11_O19_S	I10_O19_S	I09_O19_S	I08_O19_S	I07_O19_S	I06_O19_S	I05_O19_S	I04_O19_S	I03_O19_S	I02_O19_S	I01_O19_S	I00_O19_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O19_S	Controls the path from I28 to O19 0: Off 1: On
27	I27_O19_S	Controls the path from I27 to O19 0: Off 1: On
26	I26_O19_S	Controls the path from I26 to O19 0: Off 1: On
25	I25_O19_S	Controls the path from I25 to O19 0: Off 1: On
24	I24_O19_S	Controls the path from I24 to O19 0: Off 1: On
23	I23_O19_S	Controls the path from I23 to O19 0: Off 1: On
22	I22_O19_S	Controls the path from I22 to O19 0: Off 1: On
21	I21_O19_S	Controls the path from I21 to O19 0: Off 1: On
20	I20_O19_S	Controls the path from I20 to O19 0: Off 1: On
19	I19_O19_S	Controls the path from I19 to O19 0: Off 1: On
18	I18_O19_S	Controls the path from I18 to O19 0: Off

Bit(s)	Name	Description
17	I17_O19_S	1: On Controls the path from I17 to O19 0: Off
16	I16_O19_S	1: On Controls the path from I16 to O19 0: Off
15	I15_O19_S	1: On Controls the path from I15 to O19 0: Off
14	I14_O19_S	1: On Controls the path from I14 to O19 0: Off
13	I13_O19_S	1: On Controls the path from I13 to O19 0: Off
12	I12_O19_S	1: On Controls the path from I12 to O19 0: Off
11	I11_O19_S	1: On Controls the path from I11 to O19 0: Off
10	I10_O19_S	1: On Controls the path from I10 to O19 0: Off
9	I09_O19_S	1: On Controls the path from I09 to O19 0: Off
8	I08_O19_S	1: On Controls the path from I08 to O19 0: Off
7	I07_O19_S	1: On Controls the path from I07 to O19 0: Off
6	I06_O19_S	1: On Controls the path from I06 to O19 0: Off
5	I05_O19_S	1: On Controls the path from I05 to O19 0: Off
4	I04_O19_S	1: On Controls the path from I04 to O19 0: Off
3	I03_O19_S	1: On Controls the path from I03 to O19 0: Off
2	I02_O19_S	1: On Controls the path from I02 to O19 0: Off
1	I01_O19_S	1: On Controls the path from I01 to O19 0: Off
0	I00_O19_S	1: On Controls the path from I00 to O19 0: Off

1122046C AFE_CONN20 AFE Connection Register 20 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_ O20_ S	I27_ O20_ S	I26_ O20_ S	I25_ O20_ S	I24_ O20_ S	I23_ O20_ S	I22_ O20_ S	I21_ O20_ S	I20_ O20_ S	I19_ O20_ S	I18_ O20_ S	I17_ O20_ S	I16_ O20_ S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_ O20_ S	I14_ O20_ S	I13_ O20_ S	I12_ O20_ S	I11_ O20_ S	I10_ O20_ S	I09_ O20_ S	I08_ O20_ S	I07_ O20_ S	I06_ O20_ S	I05_ O20_ S	I04_ O20_ S	I03_ O20_ S	I02_ O20_ S	I01_ O20_ S	I00_ O20_ S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O20_S	Controls the path from I28 to O20 0: Off 1: On
27	I27_O20_S	Controls the path from I27 to O20 0: Off 1: On
26	I26_O20_S	Controls the path from I26 to O20 0: Off 1: On
25	I25_O20_S	Controls the path from I25 to O20 0: Off 1: On
24	I24_O20_S	Controls the path from I24 to O20 0: Off 1: On
23	I23_O20_S	Controls the path from I23 to O20 0: Off 1: On
22	I22_O20_S	Controls the path from I22 to O20 0: Off 1: On
21	I21_O20_S	Controls the path from I21 to O20 0: Off 1: On
20	I20_O20_S	Controls the path from I20 to O20 0: Off 1: On
19	I19_O20_S	Controls the path from I19 to O20 0: Off 1: On
18	I18_O20_S	Controls the path from I18 to O20 0: Off 1: On
17	I17_O20_S	Controls the path from I17 to O20 0: Off 1: On
16	I16_O20_S	Controls the path from I16 to O20 0: Off 1: On
15	I15_O20_S	Controls the path from I15 to O20 0: Off

Bit(s)	Name	Description
14	I14_O20_S	1: On Controls the path from I14 to O20 0: Off
13	I13_O20_S	1: On Controls the path from I13 to O20 0: Off
12	I12_O20_S	1: On Controls the path from I12 to O20 0: Off
11	I11_O20_S	1: On Controls the path from I11 to O20 0: Off
10	I10_O20_S	1: On Controls the path from I10 to O20 0: Off
9	I09_O20_S	1: On Controls the path from I09 to O20 0: Off
8	I08_O20_S	1: On Controls the path from I08 to O20 0: Off
7	I07_O20_S	1: On Controls the path from I07 to O20 0: Off
6	I06_O20_S	1: On Controls the path from I06 to O20 0: Off
5	I05_O20_S	1: On Controls the path from I05 to O20 0: Off
4	I04_O20_S	1: On Controls the path from I04 to O20 0: Off
3	I03_O20_S	1: On Controls the path from I03 to O20 0: Off
2	I02_O20_S	1: On Controls the path from I02 to O20 0: Off
1	I01_O20_S	1: On Controls the path from I01 to O20 0: Off
0	I00_O20_S	1: On Controls the path from I00 to O20 0: Off

11220470 AFE_CONN21 AFE Connection Register 21 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O21_S	I27_O21_S	I26_O21_S	I25_O21_S	I24_O21_S	I23_O21_S	I22_O21_S	I21_O21_S	I20_O21_S	I19_O21_S	I18_O21_S	I17_O21_S	I16_O21_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O21_S	I14_O21_S	I13_O21_S	I12_O21_S	I11_O21_S	I10_O21_S	I09_O21_S	I08_O21_S	I07_O21_S	I06_O21_S	I05_O21_S	I04_O21_S	I03_O21_S	I02_O21_S	I01_O21_S	I00_O21_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O21_S	Controls the path from I28 to O21 0: Off 1: On
27	I27_O21_S	Controls the path from I27 to O21 0: Off 1: On
26	I26_O21_S	Controls the path from I26 to O21 0: Off 1: On
25	I25_O21_S	Controls the path from I25 to O21 0: Off 1: On
24	I24_O21_S	Controls the path from I24 to O21 0: Off 1: On
23	I23_O21_S	Controls the path from I23 to O21 0: Off 1: On
22	I22_O21_S	Controls the path from I22 to O21 0: Off 1: On
21	I21_O21_S	Controls the path from I21 to O21 0: Off 1: On
20	I20_O21_S	Controls the path from I20 to O21 0: Off 1: On
19	I19_O21_S	Controls the path from I19 to O21 0: Off 1: On
18	I18_O21_S	Controls the path from I18 to O21 0: Off 1: On
17	I17_O21_S	Controls the path from I17 to O21 0: Off 1: On
16	I16_O21_S	Controls the path from I16 to O21 0: Off 1: On
15	I15_O21_S	Controls the path from I15 to O21 0: Off 1: On
14	I14_O21_S	Controls the path from I14 to O21 0: Off 1: On
13	I13_O21_S	Controls the path from I13 to O21 0: Off 1: On
12	I12_O21_S	Controls the path from I12 to O21

Bit(s)	Name	Description
		0: Off 1: On
11	I11_O21_S	Controls the path from I11 to O21 0: Off 1: On
10	I10_O21_S	Controls the path from I10 to O21 0: Off 1: On
9	I09_O21_S	Controls the path from I09 to O21 0: Off 1: On
8	I08_O21_S	Controls the path from I08 to O21 0: Off 1: On
7	I07_O21_S	Controls the path from I07 to O21 0: Off 1: On
6	I06_O21_S	Controls the path from I06 to O21 0: Off 1: On
5	I05_O21_S	Controls the path from I05 to O21 0: Off 1: On
4	I04_O21_S	Controls the path from I04 to O21 0: Off 1: On
3	I03_O21_S	Controls the path from I03 to O21 0: Off 1: On
2	I02_O21_S	Controls the path from I02 to O21 0: Off 1: On
1	I01_O21_S	Controls the path from I01 to O21 0: Off 1: On
0	I00_O21_S	Controls the path from I00 to O21 0: Off 1: On

11220474 AFE_CONN22 AFE Connection Register 22 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O22_S	I27_O22_S	I26_O22_S	I25_O22_S	I24_O22_S	I23_O22_S	I22_O22_S	I21_O22_S	I20_O22_S	I19_O22_S	I18_O22_S	I17_O22_S	I16_O22_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O22_S	I14_O22_S	I13_O22_S	I12_O22_S	I11_O22_S	I10_O22_S	I09_O22_S	I08_O22_S	I07_O22_S	I06_O22_S	I05_O22_S	I04_O22_S	I03_O22_S	I02_O22_S	I01_O22_S	I00_O22_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
28	I28_O22_S	Controls the path from I28 to O22 0: Off 1: On
27	I27_O22_S	Controls the path from I27 to O22 0: Off 1: On
26	I26_O22_S	Controls the path from I26 to O22 0: Off 1: On
25	I25_O22_S	Controls the path from I25 to O22 0: Off 1: On
24	I24_O22_S	Controls the path from I24 to O22 0: Off 1: On
23	I23_O22_S	Controls the path from I23 to O22 0: Off 1: On
22	I22_O22_S	Controls the path from I22 to O22 0: Off 1: On
21	I21_O22_S	Controls the path from I21 to O22 0: Off 1: On
20	I20_O22_S	Controls the path from I20 to O22 0: Off 1: On
19	I19_O22_S	Controls the path from I19 to O22 0: Off 1: On
18	I18_O22_S	Controls the path from I18 to O22 0: Off 1: On
17	I17_O22_S	Controls the path from I17 to O22 0: Off 1: On
16	I16_O22_S	Controls the path from I16 to O22 0: Off 1: On
15	I15_O22_S	Controls the path from I15 to O22 0: Off 1: On
14	I14_O22_S	Controls the path from I14 to O22 0: Off 1: On
13	I13_O22_S	Controls the path from I13 to O22 0: Off 1: On
12	I12_O22_S	Controls the path from I12 to O22 0: Off 1: On
11	I11_O22_S	Controls the path from I11 to O22 0: Off 1: On
10	I10_O22_S	Controls the path from I10 to O22 0: Off 1: On

Bit(s)	Name	Description
9	I09_O22_S	Controls the path from I09 to O22 0: Off 1: On
8	I08_O22_S	Controls the path from I08 to O22 0: Off 1: On
7	I07_O22_S	Controls the path from I07 to O22 0: Off 1: On
6	I06_O22_S	Controls the path from I06 to O22 0: Off 1: On
5	I05_O22_S	Controls the path from I05 to O22 0: Off 1: On
4	I04_O22_S	Controls the path from I04 to O22 0: Off 1: On
3	I03_O22_S	Controls the path from I03 to O22 0: Off 1: On
2	I02_O22_S	Controls the path from I02 to O22 0: Off 1: On
1	I01_O22_S	Controls the path from I01 to O22 0: Off 1: On
0	I00_O22_S	Controls the path from I00 to O22 0: Off 1: On

11220478 AFE_CONN23 AFE Connection Register 23 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_ O23_ S	I27_ O23_ S	I26_ O23_ S	I25_ O23_ S	I24_ O23_ S	I23_ O23_ S	I22_ O23_ S	I21_ O23_ S	I20_ O23_ S	I19_ O23_ S	I18_ O23_ S	I17_ O23_ S	I16_ O23_ S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_ O23_ S	I14_ O23_ S	I13_ O23_ S	I12_ O23_ S	I11_ O23_ S	I10_ O23_ S	I09_ O23_ S	I08_ O23_ S	I07_ O23_ S	I06_ O23_ S	I05_ O23_ S	I04_ O23_ S	I03_ O23_ S	I02_ O23_ S	I01_ O23_ S	I00_ O23_ S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O23_S	Controls the path from I28 to O23 0: Off 1: On
27	I27_O23_S	Controls the path from I27 to O23 0: Off 1: On
26	I26_O23_S	Controls the path from I26 to O23 0: Off

Bit(s)	Name	Description
25	I25_O23_S	1: On Controls the path from I25 to O23 0: Off
24	I24_O23_S	1: On Controls the path from I24 to O23 0: Off
23	I23_O23_S	1: On Controls the path from I23 to O23 0: Off
22	I22_O23_S	1: On Controls the path from I22 to O23 0: Off
21	I21_O23_S	1: On Controls the path from I21 to O23 0: Off
20	I20_O23_S	1: On Controls the path from I20 to O23 0: Off
19	I19_O23_S	1: On Controls the path from I19 to O23 0: Off
18	I18_O23_S	1: On Controls the path from I18 to O23 0: Off
17	I17_O23_S	1: On Controls the path from I17 to O23 0: Off
16	I16_O23_S	1: On Controls the path from I16 to O23 0: Off
15	I15_O23_S	1: On Controls the path from I15 to O23 0: Off
14	I14_O23_S	1: On Controls the path from I14 to O23 0: Off
13	I13_O23_S	1: On Controls the path from I13 to O23 0: Off
12	I12_O23_S	1: On Controls the path from I12 to O23 0: Off
11	I11_O23_S	1: On Controls the path from I11 to O23 0: Off
10	I10_O23_S	1: On Controls the path from I10 to O23 0: Off
9	I09_O23_S	1: On Controls the path from I09 to O23 0: Off
8	I08_O23_S	1: On Controls the path from I08 to O23 0: Off
7	I07_O23_S	1: On Controls the path from I07 to O23 0: Off

Bit(s)	Name	Description
6	I06_O23_S	1: On Controls the path from I06 to O23 0: Off
5	I05_O23_S	1: On Controls the path from I05 to O23 0: Off
4	I04_O23_S	1: On Controls the path from I04 to O23 0: Off
3	I03_O23_S	1: On Controls the path from I03 to O23 0: Off
2	I02_O23_S	1: On Controls the path from I02 to O23 0: Off
1	I01_O23_S	1: On Controls the path from I01 to O23 0: Off
0	I00_O23_S	1: On Controls the path from I00 to O23 0: Off

1122047C AFE_CONN24 AFE Connection Register 24 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O24_S	I27_O24_S	I26_O24_S	I25_O24_S	I24_O24_S	I23_O24_S	I22_O24_S	I21_O24_S	I20_O24_S	I19_O24_S	I18_O24_S	I17_O24_S	I16_O24_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O24_S	I14_O24_S	I13_O24_S	I12_O24_S	I11_O24_S	I10_O24_S	I09_O24_S	I08_O24_S	I07_O24_S	I06_O24_S	I05_O24_S	I04_O24_S	I03_O24_S	I02_O24_S	I01_O24_S	I00_O24_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O24_S	0: Off Controls the path from I28 to O24 1: On
27	I27_O24_S	0: Off Controls the path from I27 to O24 1: On
26	I26_O24_S	0: Off Controls the path from I26 to O24 1: On
25	I25_O24_S	0: Off Controls the path from I25 to O24 1: On
24	I24_O24_S	0: Off Controls the path from I24 to O24 1: On
23	I23_O24_S	0: Off Controls the path from I23 to O24 1: On

Bit(s)	Name	Description
		0: Off 1: On
22	I22_O24_S	Controls the path from I22 to O24 0: Off 1: On
21	I21_O24_S	Controls the path from I21 to O24 0: Off 1: On
20	I20_O24_S	Controls the path from I20 to O24 0: Off 1: On
19	I19_O24_S	Controls the path from I19 to O24 0: Off 1: On
18	I18_O24_S	Controls the path from I18 to O24 0: Off 1: On
17	I17_O24_S	Controls the path from I17 to O24 0: Off 1: On
16	I16_O24_S	Controls the path from I16 to O24 0: Off 1: On
15	I15_O24_S	Controls the path from I15 to O24 0: Off 1: On
14	I14_O24_S	Controls the path from I14 to O24 0: Off 1: On
13	I13_O24_S	Controls the path from I13 to O24 0: Off 1: On
12	I12_O24_S	Controls the path from I12 to O24 0: Off 1: On
11	I11_O24_S	Controls the path from I11 to O24 0: Off 1: On
10	I10_O24_S	Controls the path from I10 to O24 0: Off 1: On
9	I09_O24_S	Controls the path from I09 to O24 0: Off 1: On
8	I08_O24_S	Controls the path from I08 to O24 0: Off 1: On
7	I07_O24_S	Controls the path from I07 to O24 0: Off 1: On
6	I06_O24_S	Controls the path from I06 to O24 0: Off 1: On
5	I05_O24_S	Controls the path from I05 to O24 0: Off 1: On
4	I04_O24_S	Controls the path from I04 to O24

Bit(s)	Name	Description
		0: Off 1: On
3	I03_O24_S	Controls the path from I03 to O24 0: Off 1: On
2	I02_O24_S	Controls the path from I02 to O24 0: Off 1: On
1	I01_O24_S	Controls the path from I01 to O24 0: Off 1: On
0	I00_O24_S	Controls the path from I00 to O24 0: Off 1: On

112204Bo AFE_CONN25 AFE Connection Register 25 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O25_S	I27_O25_S	I26_O25_S	I25_O25_S	I24_O25_S	I23_O25_S	I22_O25_S	I21_O25_S	I20_O25_S	I19_O25_S	I18_O25_S	I17_O25_S	I16_O25_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O25_S	I14_O25_S	I13_O25_S	I12_O25_S	I11_O25_S	I10_O25_S	I09_O25_S	I08_O25_S	I07_O25_S	I06_O25_S	I05_O25_S	I04_O25_S	I03_O25_S	I02_O25_S	I01_O25_S	I00_O25_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O25_S	Controls the path from I28 to O25 0: Off 1: On
27	I27_O25_S	Controls the path from I27 to O25 0: Off 1: On
26	I26_O25_S	Controls the path from I26 to O25 0: Off 1: On
25	I25_O25_S	Controls the path from I25 to O25 0: Off 1: On
24	I24_O25_S	Controls the path from I24 to O25 0: Off 1: On
23	I23_O25_S	Controls the path from I23 to O25 0: Off 1: On
22	I22_O25_S	Controls the path from I22 to O25 0: Off 1: On
21	I21_O25_S	Controls the path from I21 to O25 0: Off 1: On

Bit(s)	Name	Description
20	I20_O25_S	Controls the path from I20 to O25 0: Off 1: On
19	I19_O25_S	Controls the path from I19 to O25 0: Off 1: On
18	I18_O25_S	Controls the path from I18 to O25 0: Off 1: On
17	I17_O25_S	Controls the path from I17 to O25 0: Off 1: On
16	I16_O25_S	Controls the path from I16 to O25 0: Off 1: On
15	I15_O25_S	Controls the path from I15 to O25 0: Off 1: On
14	I14_O25_S	Controls the path from I14 to O25 0: Off 1: On
13	I13_O25_S	Controls the path from I13 to O25 0: Off 1: On
12	I12_O25_S	Controls the path from I12 to O25 0: Off 1: On
11	I11_O25_S	Controls the path from I11 to O25 0: Off 1: On
10	I10_O25_S	Controls the path from I10 to O25 0: Off 1: On
9	I09_O25_S	Controls the path from I09 to O25 0: Off 1: On
8	I08_O25_S	Controls the path from I08 to O25 0: Off 1: On
7	I07_O25_S	Controls the path from I07 to O25 0: Off 1: On
6	I06_O25_S	Controls the path from I06 to O25 0: Off 1: On
5	I05_O25_S	Controls the path from I05 to O25 0: Off 1: On
4	I04_O25_S	Controls the path from I04 to O25 0: Off 1: On
3	I03_O25_S	Controls the path from I03 to O25 0: Off 1: On
2	I02_O25_S	Controls the path from I02 to O25 0: Off 1: On

Bit(s)	Name	Description
1	I01_O25_S	Controls the path from I01 to O25 0: Off 1: On
0	I00_O25_S	Controls the path from I00 to O25 0: Off 1: On

112204B4 AFE_CONN26 AFE Connection Register 26 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O26_S	I27_O26_S	I26_O26_S	I25_O26_S	I24_O26_S	I23_O26_S	I22_O26_S	I21_O26_S	I20_O26_S	I19_O26_S	I18_O26_S	I17_O26_S	I16_O26_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O26_S	I14_O26_S	I13_O26_S	I12_O26_S	I11_O26_S	I10_O26_S	I09_O26_S	I08_O26_S	I07_O26_S	I06_O26_S	I05_O26_S	I04_O26_S	I03_O26_S	I02_O26_S	I01_O26_S	I00_O26_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O26_S	Controls the path from I28 to O26 0: Off 1: On
27	I27_O26_S	Controls the path from I27 to O26 0: Off 1: On
26	I26_O26_S	Controls the path from I26 to O26 0: Off 1: On
25	I25_O26_S	Controls the path from I25 to O26 0: Off 1: On
24	I24_O26_S	Controls the path from I24 to O26 0: Off 1: On
23	I23_O26_S	Controls the path from I23 to O26 0: Off 1: On
22	I22_O26_S	Controls the path from I22 to O26 0: Off 1: On
21	I21_O26_S	Controls the path from I21 to O26 0: Off 1: On
20	I20_O26_S	Controls the path from I20 to O26 0: Off 1: On
19	I19_O26_S	Controls the path from I19 to O26 0: Off 1: On
18	I18_O26_S	Controls the path from I18 to O26 0: Off

Bit(s)	Name	Description
17	I17_O26_S	1: On Controls the path from I17 to O26 0: Off
16	I16_O26_S	1: On Controls the path from I16 to O26 0: Off
15	I15_O26_S	1: On Controls the path from I15 to O26 0: Off
14	I14_O26_S	1: On Controls the path from I14 to O26 0: Off
13	I13_O26_S	1: On Controls the path from I13 to O26 0: Off
12	I12_O26_S	1: On Controls the path from I12 to O26 0: Off
11	I11_O26_S	1: On Controls the path from I11 to O26 0: Off
10	I10_O26_S	1: On Controls the path from I10 to O26 0: Off
9	I09_O26_S	1: On Controls the path from I09 to O26 0: Off
8	I08_O26_S	1: On Controls the path from I08 to O26 0: Off
7	I07_O26_S	1: On Controls the path from I07 to O26 0: Off
6	I06_O26_S	1: On Controls the path from I06 to O26 0: Off
5	I05_O26_S	1: On Controls the path from I05 to O26 0: Off
4	I04_O26_S	1: On Controls the path from I04 to O26 0: Off
3	I03_O26_S	1: On Controls the path from I03 to O26 0: Off
2	I02_O26_S	1: On Controls the path from I02 to O26 0: Off
1	I01_O26_S	1: On Controls the path from I01 to O26 0: Off
0	I00_O26_S	1: On Controls the path from I00 to O26 0: Off

112204B8 AFE_CONN27 AFE Connection Register 27 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_ O27_ S	I27_ O27_ S	I26_ O27_ S	I25_ O27_ S	I24_ O27_ S	I23_ O27_ S	I22_ O27_ S	I21_ O27_ S	I20_ O27_ S	I19_ O27_ S	I18_ O27_ S	I17_ O27_ S	I16_ O27_ S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_ O27_ S	I14_ O27_ S	I13_ O27_ S	I12_ O27_ S	I11_ O27_ S	I10_ O27_ S	I09_ O27_ S	I08_ O27_ S	I07_ O27_ S	I06_ O27_ S	I05_ O27_ S	I04_ O27_ S	I03_ O27_ S	I02_ O27_ S	I01_ O27_ S	I00_ O27_ S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O27_S	Controls the path from I28 to O27 0: Off 1: On
27	I27_O27_S	Controls the path from I27 to O27 0: Off 1: On
26	I26_O27_S	Controls the path from I26 to O27 0: Off 1: On
25	I25_O27_S	Controls the path from I25 to O27 0: Off 1: On
24	I24_O27_S	Controls the path from I24 to O27 0: Off 1: On
23	I23_O27_S	Controls the path from I23 to O27 0: Off 1: On
22	I22_O27_S	Controls the path from I22 to O27 0: Off 1: On
21	I21_O27_S	Controls the path from I21 to O27 0: Off 1: On
20	I20_O27_S	Controls the path from I20 to O27 0: Off 1: On
19	I19_O27_S	Controls the path from I19 to O27 0: Off 1: On
18	I18_O27_S	Controls the path from I18 to O27 0: Off 1: On
17	I17_O27_S	Controls the path from I17 to O27 0: Off 1: On
16	I16_O27_S	Controls the path from I16 to O27 0: Off 1: On
15	I15_O27_S	Controls the path from I15 to O27 0: Off

Bit(s)	Name	Description
14	I14_O27_S	1: On Controls the path from I14 to O27 0: Off
13	I13_O27_S	1: On Controls the path from I13 to O27 0: Off
12	I12_O27_S	1: On Controls the path from I12 to O27 0: Off
11	I11_O27_S	1: On Controls the path from I11 to O27 0: Off
10	I10_O27_S	1: On Controls the path from I10 to O27 0: Off
9	I09_O27_S	1: On Controls the path from I09 to O27 0: Off
8	I08_O27_S	1: On Controls the path from I08 to O27 0: Off
7	I07_O27_S	1: On Controls the path from I07 to O27 0: Off
6	I06_O27_S	1: On Controls the path from I06 to O27 0: Off
5	I05_O27_S	1: On Controls the path from I05 to O27 0: Off
4	I04_O27_S	1: On Controls the path from I04 to O27 0: Off
3	I03_O27_S	1: On Controls the path from I03 to O27 0: Off
2	I02_O27_S	1: On Controls the path from I02 to O27 0: Off
1	I01_O27_S	1: On Controls the path from I01 to O27 0: Off
0	I00_O27_S	1: On Controls the path from I00 to O27 0: Off

112204BC AFE_CONN28 **AFE Connection Register 28** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O28_S	I27_O28_S	I26_O28_S	I25_O28_S	I24_O28_S	I23_O28_S	I22_O28_S	I21_O28_S	I20_O28_S	I19_O28_S	I18_O28_S	I17_O28_S	I16_O28_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O28_S	I14_O28_S	I13_O28_S	I12_O28_S	I11_O28_S	I10_O28_S	I09_O28_S	I08_O28_S	I07_O28_S	I06_O28_S	I05_O28_S	I04_O28_S	I03_O28_S	I02_O28_S	I01_O28_S	I00_O28_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	I28_O28_S	Controls the path from I28 to O28 0: Off 1: On
27	I27_O28_S	Controls the path from I27 to O28 0: Off 1: On
26	I26_O28_S	Controls the path from I26 to O28 0: Off 1: On
25	I25_O28_S	Controls the path from I25 to O28 0: Off 1: On
24	I24_O28_S	Controls the path from I24 to O28 0: Off 1: On
23	I23_O28_S	Controls the path from I23 to O28 0: Off 1: On
22	I22_O28_S	Controls the path from I22 to O28 0: Off 1: On
21	I21_O28_S	Controls the path from I21 to O28 0: Off 1: On
20	I20_O28_S	Controls the path from I20 to O28 0: Off 1: On
19	I19_O28_S	Controls the path from I19 to O28 0: Off 1: On
18	I18_O28_S	Controls the path from I18 to O28 0: Off 1: On
17	I17_O28_S	Controls the path from I17 to O28 0: Off 1: On
16	I16_O28_S	Controls the path from I16 to O28 0: Off 1: On
15	I15_O28_S	Controls the path from I15 to O28 0: Off 1: On
14	I14_O28_S	Controls the path from I14 to O28 0: Off 1: On
13	I13_O28_S	Controls the path from I13 to O28 0: Off 1: On
12	I12_O28_S	Controls the path from I12 to O28

Bit(s)	Name	Description
		0: Off 1: On
11	I11_O28_S	Controls the path from I11 to O28 0: Off 1: On
10	I10_O28_S	Controls the path from I10 to O28 0: Off 1: On
9	I09_O28_S	Controls the path from I09 to O28 0: Off 1: On
8	I08_O28_S	Controls the path from I08 to O28 0: Off 1: On
7	I07_O28_S	Controls the path from I07 to O28 0: Off 1: On
6	I06_O28_S	Controls the path from I06 to O28 0: Off 1: On
5	I05_O28_S	Controls the path from I05 to O28 0: Off 1: On
4	I04_O28_S	Controls the path from I04 to O28 0: Off 1: On
3	I03_O28_S	Controls the path from I03 to O28 0: Off 1: On
2	I02_O28_S	Controls the path from I02 to O28 0: Off 1: On
1	I01_O28_S	Controls the path from I01 to O28 0: Off 1: On
0	I00_O28_S	Controls the path from I00 to O28 0: Off 1: On

112204Co AFE_CONN29 AFE Connection Register 29 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				I28_O29_S	I27_O29_S	I26_O29_S	I25_O29_S	I24_O29_S	I23_O29_S	I22_O29_S	I21_O29_S	I20_O29_S	I19_O29_S	I18_O29_S	I17_O29_S	I16_O29_S
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I15_O29_S	I14_O29_S	I13_O29_S	I12_O29_S	I11_O29_S	I10_O29_S	I09_O29_S	I08_O29_S	I07_O29_S	I06_O29_S	I05_O29_S	I04_O29_S	I03_O29_S	I02_O29_S	I01_O29_S	I00_O29_S
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
28	I28_O29_S	Controls the path from I28 to O29 0: Off 1: On
27	I27_O29_S	Controls the path from I27 to O29 0: Off 1: On
26	I26_O29_S	Controls the path from I26 to O29 0: Off 1: On
25	I25_O29_S	Controls the path from I25 to O29 0: Off 1: On
24	I24_O29_S	Controls the path from I24 to O29 0: Off 1: On
23	I23_O29_S	Controls the path from I23 to O29 0: Off 1: On
22	I22_O29_S	Controls the path from I22 to O29 0: Off 1: On
21	I21_O29_S	Controls the path from I21 to O29 0: Off 1: On
20	I20_O29_S	Controls the path from I20 to O29 0: Off 1: On
19	I19_O29_S	Controls the path from I19 to O29 0: Off 1: On
18	I18_O29_S	Controls the path from I18 to O29 0: Off 1: On
17	I17_O29_S	Controls the path from I17 to O29 0: Off 1: On
16	I16_O29_S	Controls the path from I16 to O29 0: Off 1: On
15	I15_O29_S	Controls the path from I15 to O29 0: Off 1: On
14	I14_O29_S	Controls the path from I14 to O29 0: Off 1: On
13	I13_O29_S	Controls the path from I13 to O29 0: Off 1: On
12	I12_O29_S	Controls the path from I12 to O29 0: Off 1: On
11	I11_O29_S	Controls the path from I11 to O29 0: Off 1: On
10	I10_O29_S	Controls the path from I10 to O29 0: Off 1: On

Bit(s)	Name	Description
26	O26_RS	Controls the enabling of right shift 1 bit of O26 0: No shift 1: Right shift 1 bit
25	O25_RS	Controls the enabling of right shift 1 bit of O25 0: No shift 1: Right shift 1 bit
24	O24_RS	Controls the enabling of right shift 1 bit of O24 0: No shift 1: Right shift 1 bit
23	O23_RS	Controls the enabling of right shift 1 bit of O23 0: No shift 1: Right shift 1 bit
22	O22_RS	Controls the enabling of right shift 1 bit of O22 0: No shift 1: Right shift 1 bit
21	O21_RS	Controls the enabling of right shift 1 bit of O21 0: No shift 1: Right shift 1 bit
20	O20_RS	Controls the enabling of right shift 1 bit of O20 0: No shift 1: Right shift 1 bit
19	O19_RS	Controls the enabling of right shift 1 bit of O19 0: No shift 1: Right shift 1 bit
18	O18_RS	Controls the enabling of right shift 1 bit of O18 0: No shift 1: Right shift 1 bit
17	O17_RS	Controls the enabling of right shift 1 bit of O17 0: No shift 1: Right shift 1 bit
16	O16_RS	Controls the enabling of right shift 1 bit of O16 0: No shift 1: Right shift 1 bit
15	O15_RS	Controls the enabling of right shift 1 bit of O15 0: No shift 1: Right shift 1 bit
14	O14_RS	Controls the enabling of right shift 1 bit of O14 0: No shift 1: Right shift 1 bit
13	O13_RS	Controls the enabling of right shift 1 bit of O13 0: No shift 1: Right shift 1 bit
12	O12_RS	Controls the enabling of right shift 1 bit of O12 0: No shift 1: Right shift 1 bit
11	O11_RS	Controls the enabling of right shift 1 bit of O11 0: No shift 1: Right shift 1 bit
10	O10_RS	Controls the enabling of right shift 1 bit of O10 0: No shift 1: Right shift 1 bit
9	O09_RS	Controls the enabling of right shift 1 bit of O9 0: No shift 1: Right shift 1 bit
8	O08_RS	Controls the enabling of right shift 1 bit of O8 0: No shift 1: Right shift 1 bit

Bit(s)	Name	Description
7	O07_RS	Controls the enabling of right shift 1 bit of O7 0: No shift 1: Right shift 1 bit
6	O06_RS	Controls the enabling of right shift 1 bit of O6 0: No shift 1: Right shift 1 bit
5	O05_RS	Controls the enabling of right shift 1 bit of O5 0: No shift 1: Right shift 1 bit
4	O04_RS	Controls the enabling of right shift 1 bit of O4 0: No shift 1: Right shift 1 bit
3	O03_RS	Controls the enabling of right shift 1 bit of O3 0: No shift 1: Right shift 1 bit
2	O02_RS	Controls the enabling of right shift 1 bit of O2 0: No shift 1: Right shift 1 bit
1	O01_RS	Controls the enabling of right shift 1 bit of O1 0: No shift 1: Right shift 1 bit
0	O00_RS	Controls the enabling of right shift 1 bit of O0 0: No shift 1: Right shift 1 bit

11220498 AFE_CONN_D
I

AFE Connection Dithering
Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			O29_DI	O28_DI	O27_DI	O26_DI	O25_DI	O24_DI	O23_DI	O22_DI	O21_DI	O20_DI	O19_DI	O18_DI	O17_DI	O16_DI
Type			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	O15_DI	O14_DI	O13_DI	O12_DI	O11_DI	O10_DI	O09_DI	O08_DI	O07_DI	O06_DI	O05_DI	O04_DI	O03_DI	O02_DI	O01_DI	O00_DI
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
29	O29_DI	Controls the enabling of dithering of O29, only valid when O29_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
28	O28_DI	Controls the enabling of dithering of O28, only valid when O28_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
27	O27_DI	Controls the enabling of dithering of O27, only valid when O27_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
26	O26_DI	Controls the enabling of dithering of O26, only valid when O26_24bit = 0 0: No dithering

Bit(s)	Name	Description
25	O25_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O25, only valid when O25_24bit = 0 0: No dithering
24	O24_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O24, only valid when O24_24bit = 0 0: No dithering
23	O23_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O23, only valid when O23_24bit = 0 0: No dithering
22	O22_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O22, only valid when O22_24bit = 0 0: No dithering
21	O21_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O21, only valid when O21_24bit = 0 0: No dithering
20	O20_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O20, only valid when O20_24bit = 0 0: No dithering
19	O19_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O19, only valid when O19_24bit = 0 0: No dithering
18	O18_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O18, only valid when O18_24bit = 0 0: No dithering
17	O17_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O17, only valid when O17_24bit = 0 0: No dithering
16	O16_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O16, only valid when O16_24bit = 0 0: No dithering
15	O15_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O15, only valid when O15_24bit = 0 0: No dithering
14	O14_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O14, only valid when O14_24bit = 0 0: No dithering
13	O13_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O13, only valid when O13_24bit = 0 0: No dithering
12	O12_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O12, only valid when O12_24bit = 0 0: No dithering
11	O11_DI	1: Dithering LSB 8 bits Controls the enabling of dithering of O11, only valid when

Bit(s)	Name	Description
10	O10_DI	O11_24bit = 0 0: No dithering 1: Dithering LSB 8 bits Controls the enabling of dithering of O10, only valid when O10_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
9	O09_DI	Controls the enabling of dithering of O09, only valid when O09_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
8	O08_DI	Controls the enabling of dithering of O08, only valid when O08_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
7	O07_DI	Controls the enabling of dithering of O07, only valid when O07_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
6	O06_DI	Controls the enabling of dithering of O06, only valid when O06_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
5	O05_DI	Controls the enabling of dithering of O05, only valid when O05_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
4	O04_DI	Controls the enabling of dithering of O04, only valid when O04_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
3	O03_DI	Controls the enabling of dithering of O03, only valid when O03_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
2	O02_DI	Controls the enabling of dithering of O02, only valid when O02_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
1	O01_DI	Controls the enabling of dithering of O01, only valid when O01_24bit = 0 0: No dithering 1: Dithering LSB 8 bits
0	O00_DI	Controls the enabling of dithering of O00, only valid when O00_24bit = 0 0: No dithering 1: Dithering LSB 8 bits

11220034 AFE I2S CO
N1

AFE I2S Control Register 1

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	I2S2_LR_SWAP														I2S_ONOFF_NO_TRE_SET	I2S2_SEL_O03_O04

															CK_ENABLE		
Type	RW														RW	RW	
Reset	0														0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				I2S2_HD_EN	I2S2_OUT_MODE							INV_LRCK		I2S2_FMT		I2S2_WLEN	I2S2_EN
Type				RW	RW							RW		RW		RW	RW
Reset				0	0	0	0	0			0		0		0	0	

Bit(s)	Name	Description
31	I2S2_LR_SWAP	Only for the flexibility usage 0: No swapping L and R channel 1: Swap left and right channel
17	I2S_ONOFF_NOT_RESET_CK_ENABLE	Controls I2S on/off to reset ck_enable or not. 0: On/off reset ck_enable 1: On/off not reset ck_enable
16	I2S2_SEL_O03_O04	sel input for I2S1 0: sel 028 029 to I2S1 1: sel 003 004 to I2S1
12	I2S2_HD_EN	Enables low-jitter bck HD audio 0: Normal h26m clock 1: Low-jitter clock
11:8	I2S2_OUT_MODE	Controls the sampling frequency for I2S2 output path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k
5	INV_LRCK	Controls the phase of I2S path 0: Not invert LRCK 1: Invert LRCK for LJ mode
3	I2S2_FMT	Controls the format for I2S path 0: EIAJ 1: I2S
1	I2S2_WLEN	Controls the word length of I2S 0: 16 bits 1: 32 bits
0	I2S2_EN	Controls the enbling of I2S path 0: Disable I2S output 1: Enable I2S output

11220038 AFE I2S CO
N2

AFE I2S Control Register 2

08000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	I2S3_LR_SWAP			I2S3_UPDATE_WORD						I2S3_bck_inv	I2S3_fpga_bit_test	I2S3_fpga_bit	I2S3_LOOPBACK			I2S_ONOFF_NOT_RESET_CHECK_ENABLE	
Type	RW			RW						RW	RW	RW	RW			RW	
Reset	0			0	1	0	0	0	0	0	0	0			0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				I2S3_HD_EN	I2S3_OUT_MODE									I2S3_FMT		I2S3_WLEN	I2S3_EN
Type				RW	RW									RW		RW	RW
Reset				0	0	0	0	0					0		0	0	

Bit(s)	Name	Description
31	I2S3_LR_SWAP	Only for flexibility usage 0: Not swap L and R channel 1: Swap left and right channel
28:24	I2S3_UPDATE_WORD	I2S3 buffer update timing Valid between 0 ~ 15 for 32fs BCK or 0 ~ 31 for 64fs BCK
23	I2S3_bck_inv	Inverts bit_ck for EXTADC 0: Does not invert bit_ck (to EXTADC) 1: Invert bit_ck (to EXTADC)
22	I2S3_fpga_bit_test	For debugging 0: sdata depends on bit[20]. 1: sdata depends on bit[21].
21	I2S3_fpga_bit	Valid when bit[22] = 1 0: sdata set to 0 1: sdata set to 1
20	I2S3_LOOPBACK	Controls I2S internal loopback mode Loopback source is from I2S4 output. 0: Normal I2S in 1: I2S in from internal DAC I2S output
17	I2S_ONOFF_NOT_RESET_CHECK_ENABLE	Controls I2S on/off to reset ck_enable or not 0: On/off reset ck_enable 1: On/off not reset ck_enable
12	I2S3_HD_EN	Enables low-jitter bck HD audio 0: Normal h26m clock 1: Low-jitter clock
11:8	I2S3_OUT_MODE	Controls the sampling frequency for I2S3 output path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k

Bit(s)	Name	Description
3	I2S3_FMT	0: EIAJ 1: I2S
1	I2S3_WLEN	Controls the word length of I2S 0: 16 bits 1: 32 bits
0	I2S3_EN	Controls the enabling of I2S path 0: Disable I2S input 1: Enable I2S input

1122003C AFE_MRGIF_CON **AFE Merge Interface Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									MRGIF_I2S_MODE				MRGIF_I2S_LOOPBACK	MRGIF_TX2RX_LOOPBACK		MRGIF_I2S_EN
Type									RW				RW	RW		RW
Reset									0	0	0	0	0	0		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		MRG_CLK_NO_INV	MRG_I2S_TX_DIS	MRG_CNT_CLR	MRG_SYNC_DLY				MRG_CLK_DGE_DLY		MRG_CLK_DLY					MRGIF_I2S_EN
Type		RW	RW	RW	RW				RW		RW					RW
Reset		0	0	0	0	0	0	0	0	0	0	0				0

Bit(s)	Name	Description
23:20	MRGIF_I2S_MODE	Merge I2S mode 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k
19	MRGIF_I2S_LOOPBACK	Merge interface I2S loopback 0: Off 1: On
18	MRGIF_TX2RX_LOOPBACK	Merge interface TX to RX loopback (mrg_rx = mrg_tx) 0: Off 1: On
16	MRGIF_I2S_EN	Merge interface I2S transmit 0: Off 1: On
14	MRG_CLK_NO_INV	Set to 1 to not to invert merge interface I2S clock. 0: Inverse 1: Non-inverse
13	MRG_I2S_TX_DIS	Set to 1 to disable merge interface I2S TX. 0: Enable 1: Disable
12	MRG_CNT_CLR	When this bit is 1, the I2S and PCM's monitor counter

Bit(s)	Name	Description
		will be cleared. When monitor is used, this bit should be 0. 0: Off 1: On
11:8	MRG_SYNC_DLY	Merge interface sync delay number in 26M clock domain
7:6	MRG_CLK_EDGE_DLY	Sample and output data's delay number in 26M clock domain
5:4	MRG_CLK_DLY	Merge interface clk delay number in 26M clock domain
0	MRGIF_EN	Enables merge interface 0: Off 1: On

11220040 AFE_DL1_BA **AFE DL1 Base Address Register** **00000000**
SE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DL1_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL1_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
31:4	AFE_DL1_BASE	Base address of DL1 input in master mode Always set AFE_DL1_BASE[3:0] = 4'h0 for the convenience of the hardware implementation.

11220044 AFE_DL1_CU **AFE DL1 Cursor Register** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DL1_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL1_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	AFE_DL1_CUR	Indicates the current address of the DL1 input buffer.

11220048 AFE_DL1_EN **AFE_DL1_END** **0000000F**
D

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DL1_END															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL1_END												AFE_DL1_END_LSB			
Type	RW												RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Bit(s)	Name	Description
31:4	AFE_DL1_END	End address of DL1 input in master mode Always set AFE_DL1_END[3:0] = 4'hf for the convenience of the hardware implementation.
3:0	AFE_DL1_END_LSB	

1122004C AFE I2S CO N3

AFE I2S Control Register 3

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	I2S4_LR_SWAP														I2S_ONOFF_NOT_RESET_CHECK_ENABLE		
Type	RW														RW		
Reset	0														0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				I2S4_HD_EN	I2S4_OUT_MODE							INV_LRCK		I2S4_FMT		I2S4_WLEN	I2S4_EN
Type				RW	RW							RW		RW		RW	RW
Reset				0	0	0	0	0			0		0		0	0	

Bit(s)	Name	Description
31	I2S4_LR_SWAP	Only for flexibility usage 0: Not swap L and R channel 1: Swaps left and right channel
17	I2S_ONOFF_NOT_RESET_CHECK_ENABLE	Controls I2S on/off to reset ck_enable or not 0: On/off reset ck_enable 1: On/off not reset ck_enable
12	I2S4_HD_EN	Enables low-jitter bck HD audio 0: Normal h26m clock 1: Low-jitter clock
11:8	I2S4_OUT_MODE	Controls the sampling frequency for I2S4 output path 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k

Bit(s)	Name	Description
5	INV_LRCK	1100b: 96k 1101b: 176.4k 1110b: 192k Controls the phase of I2S4 path 0: Not invert LRCK 1: Invert LRCK for LJ mode
3	I2S4_FMT	Controls the format for I2S4 path 0: EIAJ 1: I2S
1	I2S4_WLEN	Controls the word length of I2S4 path 0: 16 bits 1: 32 bits
0	I2S4_EN	Controls the enabling of I2S path 0: Disable I2S output 1: Enable I2S output

11220050 **AFE_DL2_BA** **AFE DL2 Base Address Register** **00000000**
SE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DL2_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL2_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
31:4	AFE_DL2_BASE	Base address of DL2 input in master mode Always set AFE_DL2_BASE[3:0] = 4'h0 for the convenience of the hardware implementation.

11220054 **AFE_DL2_CU** **AFE DL2 Cursor Register** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DL2_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL2_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	AFE_DL2_CUR	Indicates the current address of the DL2 input buffer

11220058 **AFE_DL2_EN** **AFE_DL2_END** **0000000F**
D

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DL2_END															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL2_END												AFE_DL2_END_LSB			
Type	RW												RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Bit(s) Name	Description
31:4 AFE_DL2_END	End address of DL2 input in master mode Always set AFE_DL2_END[3:0] = 4'hf for the convenience of the hardware implementation.
3:0 AFE_DL2_END_LSB	

11220360 AFE_DL3_BA **AFE DL3 Base Address Register** **00000000**
SE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DL3_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL3_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0				

Bit(s) Name	Description
31:4 AFE_DL3_BASE	Base address of DL3 input in master mode Always set AFE_DL3_BASE[3:0] = 4'h0 for the convenience of the hardware implementation.

11220364 AFE_DL3_CU **AFE DL3 Cursor Register** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DL3_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL3_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 AFE_DL3_CUR	Indicates the current address of the DL3 input buffer

11220368 AFE_DL3_EN **AFE_DL3_END** **0000000F**
D

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	AFE_DL3_END															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL3_END												AFE_DL3_END_LSB			
Type	RW												RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Bit(s) Name	Description
31:4 AFE_DL3_END	End address of DL3 input in master mode Always set AFE_DL3_END[3:0] = 4'hf for the convenience of the hardware implementation.
3:0 AFE_DL3_END_LSB	

1122006C **AFE_CONN_2**
4BIT

AFE Connection 24-bit Register

0019E018

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			O29_24BIT T	O28_24BIT T	O27_24BIT T	O26_24BIT T	O25_24BIT T	O24_24BIT T	O23_24BIT T	O22_24BIT T	O21_24BIT T	O20_24BIT T	O19_24BIT T	O18_24BIT T	O17_24BIT T	O16_24BIT T
Type			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset			0	0	0	0	0	0	0	0	0	1	1	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	O15_24BIT T	O14_24BIT T	O13_24BIT T	O12_24BIT T	O11_24BIT T	O10_24BIT T	O09_24BIT T	O08_24BIT T	O07_24BIT T	O06_24BIT T	O05_24BIT T	O04_24BIT T	O03_24BIT T	O02_24BIT T	O01_24BIT T	O00_24BIT T
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	1	1	1	0	0	0	0	0	0	0	0	1	1	0	0	0

Bit(s) Name	Description
29 O29_24BIT	Controls output data format of O25 0: 16-bit 1: 24-bit
28 O28_24BIT	0: 16-bit 1: 24-bit
27 O27_24BIT	0: 16-bit 1: 24-bit
26 O26_24BIT	0: 16-bit 1: 24-bit
25 O25_24BIT	0: 16-bit 1: 24-bit
24 O24_24BIT	Controls output data format of O24 0: 16-bit 1: 24-bit
23 O23_24BIT	Controls output data format of O23 0: 16-bit 1: 24-bit
22 O22_24BIT	Controls output data format of O22 0: 16-bit 1: 24-bit
21 O21_24BIT	Controls output data format of O21 0: 16-bit 1: 24-bit
20 O20_24BIT	Controls output data format of O20 0: 16-bit

Bit(s)	Name	Description
19	O19_24BIT	1: 24-bit Controls output data format of O19 0: 16-bit
18	O18_24BIT	1: 24-bit Controls output data format of O18 0: 16-bit
17	O17_24BIT	1: 24-bit Controls output data format of O17 0: 16-bit
16	O16_24BIT	1: 24-bit Controls output data format of O16 0: 16-bit
15	O15_24BIT	1: 24-bit Controls output data format of O15 0: 16-bit
14	O14_24BIT	1: 24-bit Controls output data format of O14 0: 16-bit
13	O13_24BIT	1: 24-bit Controls output data format of O13 0: 16-bit
12	O12_24BIT	1: 24-bit Controls output data format of O12 0: 16-bit
11	O11_24BIT	1: 24-bit Controls output data format of O11 0: 16-bit
10	O10_24BIT	1: 24-bit Controls output data format of O10 0: 16-bit
9	O09_24BIT	1: 24-bit Controls output data format of O09 0: 16-bit
8	O08_24BIT	1: 24-bit Controls output data format of O08 0: 16-bit
7	O07_24BIT	1: 24-bit Controls output data format of O07 0: 16-bit
6	O06_24BIT	1: 24-bit Controls output data format of O06 0: 16-bit
5	O05_24BIT	1: 24-bit Controls output data format of O05 0: 16-bit
4	O04_24BIT	1: 24-bit Controls output data format of O04 0: 16-bit
3	O03_24BIT	1: 24-bit Controls output data format of O03. 0: 16-bit
2	O02_24BIT	1: 24-bit Controls output data format of O02 0: 16-bit
1	O01_24BIT	1: 24-bit Controls output data format of O01 0: 16-bit

Bit(s)	Name	Description
0	Ooo_24BIT	1: 24-bit Controls output data format of Ooo 0: 16-bit 1: 24-bit

11220070 AFE_AWB_BASE SE **AFE AWB Base Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	AFE_AWB_BASE																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AFE_AWB_BASE																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
31:3	AFE_AWB_BASE	Base address of AWB input in master mode Always set AFE_AWB_BASE[2:0] = 3'ho for the convenience of the hardware implementation.

11220078 AFE_AWB_END D **AFE AWB End Address Register** **00000007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_AWB_END															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_AWB_END													AFE_AWB_END_LSB		
Type	RW													RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s)	Name	Description
31:3	AFE_AWB_END	End address of AWB input in master mode Always set AFE_AWB_END[2:0] = 3'h7 for the convenience of the hardware implementation.
2:0	AFE_AWB_END_LSB	

1122007C AFE_AWB_CUR R **AFE AWB Cursor Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_AWB_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_AWB_CUR															
Type	RU															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
31:0	AFE_AWB_CUR	Indicates the current address of the AWB input buffer

11220080 AFE_VUL_BA SE **AFE VUL Base Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_VUL_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_VUL_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
31:3	AFE_VUL_BASE	Base address of VUL input in master mode Always set AFE_VUL_BASE[2:0] = 3'h0 for the convenience of the hardware implementation.

11220088 AFE_VUL_EN D **AFE VUL End Address Register** **00000007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_VUL_END															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_VUL_END													AFE_VUL_END_LSB		
Type	RW													RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s)	Name	Description
31:3	AFE_VUL_END	End address of VUL input in master mode Always set AFE_VUL_END[2:0] = 3'h7 for the convenience of the hardware implementation.
2:0	AFE_VUL_END_LSB	

1122008C AFE_VUL_CU R **AFE VUL Cursor Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_VUL_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_VUL_CUR															
Type	RU															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
31:0	AFE_VUL_CUR	Indicates the current address of the VUL input buffer

11220090 AFE_DAI_BA **AFE DAI Base Address Register** **00000000**
SE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DAI_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DAI_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
31:3	AFE_DAI_BASE	Base address of DAI input in master mode Always set AFE_DAI_BASE[2:0] = 3'ho for the convenience of the hardware implementation.

1122009C AFE_DAI_CU **AFE DAI Cursor Register** **00000000**
R

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DAI_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DAI_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	AFE_DAI_CUR	Indicates the current address of the DAI input buffer

11220098 AFE_DAI_EN **AFE_DAI_END** **00000007**
D

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	AFE_DAI_END																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AFE_DAI_END													AFE_DAI_END_L SB			
Type	RW													RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s)	Name	Description
31:3	AFE_DAI_END	End address of DAI input in master mode Always set AFE_DAI_END[2:0] = 3'h7 for the convenience of the hardware implementation.
2:0	AFE_DAI_END_LSB	

112200CC AFE MEMIF MSB AFE Memory Interface MSB Register 003F0000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									CPU_COMPACT_MODE	CPU_HD_ALIGN	VUL_data2_AXI_WR_SIGN	VUL_AXI_WR_SIGN	DAI_AXI_WR_SIGN	MOD_DAI_AXI_WR_SIGN	AWB_MSTR_SIGN	SYSRAM_SIGN
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					DL3_MSB	Reserved1	Reserved	HDMI_MSB	VUL_data2_MSB	VUL_MSB	DAI_MSB	MOD_DAI_MSB	AWB_MSB	DL1_data2_MSB	DL2_MSB	DL1_MSB
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23	CPU_COMPACT_MODE	Selects valid 24-bit data from 32-bit write data bus 0: 24bit use normal mode 1: 24bit use compact mode
22	CPU_HD_ALIGN	Selects valid 24-bit data from 32-bit write data bus 0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
21	VUL_data2_AXI_WR_SIGN	Signed extension 24-bit data to 32-bit for VUL_data2 memory agent 0: append 0 1: bit[23] signed extension
20	VUL_AXI_WR_SIGN	Signed extension 24-bit data to 32-bit for VUL memory agent 0: append 0 1: bit[23] signed extension
19	DAI_AXI_WR_SIGN	Signed extension 24-bit data to 32-bit for DAI memory agent 0: append 0 1: bit[23] signed extension
18	MOD_DAI_AXI_WR_SIGN	Signed extension 24-bit data to 32-bit for MOD_DAI memory agent 0: append 0 1: bit[23] signed extension
17	AWB_MSTR_SIGN	Signed extension 24-bit data to 32-bit for AWB memory agent 0: append 0 1: bit[23] signed extension
16	SYSRAM_SIGN	Signed extension 24-bit data to 32-bit for bus read SYSRAM 0: append 0 1: bit[23] signed extension

Bit(s)	Name	Description
11	DL3_MSB	Indicates MSB (bit 33) of DL3 memory address
10	Reserved1	Indicates MSB (bit 33) of SPDIF2 memory address
9	Reserved	Indicates MSB (bit 33) of SPDIF memory address
8	HDMI_MSB	Indicates MSB (bit 33) of HDMI memory address
7	VUL_data2_MSB	Indicates MSB (bit 33) of VUL_data2 memory address
6	VUL_MSB	Indicates MSB (bit 33) of VUL memory address
5	DAI_MSB	Indicates MSB (bit 33) of DAI memory address
4	MOD_DAI_MSB	Indicates MSB (bit 33) of MOD_DAI memory address
3	AWB_MSB	Indicates MSB (bit 33) of AWB memory address
2	DL1_data2_MSB	Indicates MSB (bit 33) of DL1_2 memory address
1	DL2_MSB	Indicates MSB (bit 33) of DL2 memory address
0	DL1_MSB	Indicates MSB (bit 33) of DL1 memory address

112200D0 AFE_MEMIF **AFE Memory Interface Monitor** **00000000**
MON0 **Register 0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DL1_RCH_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DL1_LCH_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	DL1_RCH_DATA	Memory interface DL1 right channel data output
15:0	DL1_LCH_DATA	Memory interface DL1 left channel data output

112200D4 AFE_MEMIF **AFE Memory Interface Monitor** **00000000**
MON1 **Register 1**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DL2_RCH_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DL2_LCH_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	DL2_RCH_DATA	Memory interface DL2 right channel data output
15:0	DL2_LCH_DATA	Memory interface DL2 left channel data output

112200D8 AFE_MEMIF **AFE Memory Interface Monitor** **00000000**
MON2 **Register 2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	VUL_RCH_DATA															
Type	RU															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DAI_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	VUL_RCH_DATA	Memory interface VUL right channel data input
15:0	DAI_DATA	Memory interface DAI data input

112200E0 AFE_MEMIF_MON4 **AFE Memory Interface Monitor Register 4** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AWB_RCH_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AWB_LCH_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	AWB_RCH_DATA	Memory interface AWB right channel data input
15:0	AWB_LCH_DATA	Memory interface AWB left channel data input

112201D0 AFE_SIDETO_NE_DEBUG **Side-Tone Debug** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													STF_PRETEND_AS_I5I6_DL1	STF_SRC_SEL		
Type													RW			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				SLT_CNT_FLAG_RESET		SLT_CNT_THD										
Type				RW												
Reset				0		0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19	STF_PRETEND_AS_I5I6_DL1	STF output to I_05/I_06 for debugging 0: Normal I_05/I_06 function 1: STF output pretends as I_05/I_06 sources
18:16	STF_SRC_SEL	Selects STF input source 1: Sine generator 2: DL1 L and R from memory

Bit(s)	Name	Description
12	SLT_CNT_FLAG_RESET	3: I_03/I_04 (ADC I2S IN) 4: I_17/I_48 (ADC I2S IN 2) Others: From ADDA VUL channel out Resets SLT_CNT_FLAG when SLT_CNT < SLT_CNT_THD 0: Does not reset slt_cnt_flag 1: Reset slt_cnt_flag
10:0	SLT_CNT_THD	slt_cnt_thd threshold STF state machine slt_cnt threshold

112201D4 AFE_SIDETO NE_MON Side-Tone Debug Monitor 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				SLT_CNT_FLAG		SLT_CNT										
Type				RU		RU										
Reset				0		0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
12	SLT_CNT_FLAG	Resets SLT_CNT_FLAG when SLT_CNT > SLT_CNT_THD 0: slt_cnt >= SLT_CNT_THD 1: slt_cnt < SLT_CNT_THD
10:0	SLT_CNT	STF state machine slt_cnt counted by fixed 26MHz between 2 consecutive input timing

112201E0 AFE_SIDETO NE_CON0 Side-Tone Control Port 0 02000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		R_RDY	W_RDY				R_W_EN	R_W_SEL	SEL_CH2			SIDE_TONE_COEFFICIENT_ADDR				
Type		RU	RU				RW	RW	RW			RW				
Reset		0	0				1	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIDE_TONE_COEFFICIENT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
30	R_RDY	Read ready If it is different from the value recorded before you assign a read address, read out the side tone coefficient of address specified ahead. 0: Ready/not ready 1: Ready/not ready
29	W_RDY	Write ready

Bit(s)	Name	Description
25	R_W_EN	If it is different from the value recorded before the first written coefficient, write the "next" side tone coefficient. 0: Ready/not ready 1: Ready/not ready Enables read/write 0: Disable 1: Enable
24	R_W_SEL	Reads or writes coefficients 0: Read 1: Write
23	SEL_CH2	Selects STF (side tone filter) input source 0: Uplink I2S CH1 as STF input 1: Uplink I2S CH2 as STF input
20:16	SIDE_TONE_COEFFICIENT_ADD R	Coefficient SRAM address access control For example, if address 0x00 has coefficient 0x1234, this field should be filled 0x00 and [15:0] filled 0x1234.
15:0	SIDE_TONE_COEFFICIENT	Coefficient of the side tone filter 2's complement. The Q-format is 1.15.

112201E4 AFE_SIDETO NE_COEFF Side-Tone coefficient Port 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIDE_TONE_COEFF															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	SIDE_TONE_COEFF	Reads out side tone coefficients

112201E8 AFE_SIDETO NE_CON1 Side-Tone Control Port 1 0000001F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	STF_BYPA SS_M ODE	STF_BYPA SS_M ODE O28 O29														
Type	RW	RW														
Reset	0	0														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								SIDE_TONE_ON			SIDE_TONE_HALF_TAP_NUM					
Type								RW			RW					
Reset								0			0	1	1	1	1	1

Bit(s) Name	Description
31 STF_BYPASS_MODE	STF bypass mode 0: Use STF result adding into I2S_OUTo 1: Bypass STF result
30 STF_BYPASS_MODE_O28_O29	STF bypass mode 0: Use STF result adding into I2S_OUTo 1: Bypass STF result
8 SIDE_TONE_ON	STF enabling bit 0: Disable STF 1: Enable STF
5:0 SIDE_TONE_HALF_TAP_NUM	Number of half Nth taps for every symmetry. Example: SIDE_TONE_HALF_TAP_NUM[5:0] = 13 if taps number used = 26.

112201EC AFE SIDETO NE GAIN Side-Tone Gain Port 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SIDE_TONE_GAIN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 SIDE_TONE_GAIN	Gain of side tone filter 2's complement. The Q-format is 1.15.

112201F0 AFE SGEN C ONO AFE Sine-Wave Gen Config 0 F0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	INNER_LOOP_BACK_MODE				IN_OUT_SEL	dac_en	mute_sw_ch2	mute_sw_ch1	sine_mode_ch2				amp_div_ch2			freq_div_ch2
Type	RW				RW	RW	RW	RW	RW				RW			RW
Reset	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	freq_div_ch2				sine_mode_ch1			amp_div_ch1			freq_div_ch1					
Type	RW				RW			RW			RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:28 INNER_LOOP_BACK_MODE	Loopback mode testing for audio_conn Valid if SINE_MODE_CH1 > 8 for sinewave gen ch1 and SINE_MODE_CH2 > 8 for sinewave gen ch2. 0: in_en[00], i_00, i_01 use sin_ch1 and sin_ch2 as input source (when bit[27] is set to 1'bo) 1: in_en[02], i_02 use sin_ch1 input source 2: in_en[03], i_03, i_04 use sin_ch1 and sin_ch2 as input source 3: in_en[05], i_05, i_06 use sin_ch1 and sin_ch2 as input

Bit(s)	Name	Description
		source (if ox1d0[19]=0)
		4: in_en[07], i_07, i_08 use sin_ch1 and sin_ch2 as input source
		5: in_en[09], i_09 use sin_ch1
		6: in_en[10], i_10, i_11 use sin_ch1 and sin_ch2 as input source
		7: in_en[12], i_12, i_13 use sin_ch1 and sin_ch2 as input source
		8: in_en[14], i_14 use sin_ch1
		9: in_en[15], i_15, i_16 use sin_ch1 and sin_ch2 as input source
		10: in_en[17], i_17, i_18 use sin_ch1 and sin_ch2 as input source
		11: in_en[19], i_19, i_20 use sin_ch1 and sin_ch2 as input source
		12: in_en[21], i_21, i_22 use sin_ch1 and sin_ch2 as input source
		14: in_en[25], i_25, i_26 use sin_ch1 and sin_ch2 as input source
		0: out_en[00], o_00, o_01 use sin_ch1 and sin_ch2 as input source (when bit[27] is set to 1'bo)
		1: out_en[02], o_02 use sin_ch1 as input source
		2: out_en[03], o_03, o_04 use sin_ch1 and sin_ch2 as input source
		3: out_en[05], o_05, o_06 use sin_ch1 and sin_ch2 as input source
		4: out_en[07], o_07, o_08 use sin_ch1 and sin_ch2
		5: out_en[09], o_09, o_10 use sin_ch1 and sin_ch2 as input source
		6: out_en[11], o_11 use sin_ch1 as input source
		7: out_en[12], o_12 use sin_ch1 as input source
		8: out_en[13], o_13, o_14 use sin_ch1 and sin_ch2 as input source
		9: out_en[15], o_15, o_16 use sin_ch1 and sin_ch2 as input source
		10: out_en[17], o_17, o_18 use sin_ch1 and sin_ch2 as input source
		11: out_en[19], o_19, o_20 use sin_ch1 and sin_ch2 as input source
		12: out_en[21], o_21, o_22 use sin_ch1 and sin_ch2 as input source
		13: out_en[23], o_23, o_24 use sin_ch1 and sin_ch2 as input source
		14: out_en[25], o_25 use sin_ch1
		15: out_en[28], o_28, o_29 use sin_ch1 and sin_ch2 as input source
27	IN_OUT_SEL	Selects sinewave to input/output 0: To input 1: To output
26	dac_en	Enables sinewave generator 0: Disable sigen 1: Enable sigen
25	mute_sw_ch2	Sinewave generator mute for ch2 0: Unmute sigen 1: Mute sigen
24	mute_sw_ch1	Sinewave generator mute for ch1 0: Unmute sigen 1: Mute sigen
23:20	sine_mode_ch2	Enables sinewave generator timing selection for ch2 0: 8k

Bit(s)	Name	Description
		1: 11.025k
		2: 12k
		4: 16k
		5: 22.05k
		6: 24k
		8: 32k
		9: 44.1k
		10: 48k
		11: 88.2k
		12: 96k
		13: 176.4k
		14: 192k
19:17	amp_div_ch2	Selects sinewave generator amplitude for ch2
		0: sinewave_out/128
		1: sinewave_out/64
		2: sinewave_out/32
		3: sinewave_out/16
		4: sinewave_out/8
		5: sinewave_out/4
		6: sinewave_out/2
		7: sinewave_out/1
16:12	freq_div_ch2	Selects sinewave generator frequency for ch2 sampled by signal timing generator selection bit[23:20] (or bit[31:28]) for ch2
		0: DC output
		1: 64/1 samples/period
		2: 64/2 samples/period
		3: 64/3 samples/period
		4: 64/4 samples/period
		5: 64/5 samples/period
		6: 64/6 samples/period
		x: 64/x samples/period
		31: 64/31 samples/period
11:8	sine_mode_ch1	Enables sinewave generator timing selection for ch1
		0: 8k
		1: 11.025k
		2: 12k
		4: 16k
		5: 22.05k
		6: 24k
		8: 32k
		9: 44.1k
		10: 48k
		11: 88.2k
		12: 96k
		13: 176.4k
		14: 192k
7:5	amp_div_ch1	Selects sinewave generator amplitude for ch1
		0: sinewave_out/128
		1: sinewave_out/64
		2: sinewave_out/32
		3: sinewave_out/16
		4: sinewave_out/8
		5: sinewave_out/4
		6: sinewave_out/2

Bit(s) Name	Description
4:0 freq_div_ch1	7: sinewave_out/1 Selects sinewave generator frequency for ch2 sampled by signal timing generator selection bit[23:20] (or bit[31:28]) for ch1 0: DC output 1: 64/1 samples/period 2: 64/2 samples/period 3: 64/3 samples/period 4: 64/4 samples/period 5: 64/5 samples/period 6: 64/6 samples/period x: 64/x samples/period 31: 64/31 samples/period

11220200 AFE_TOP_CO No AFE Top Control Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LOOP_BACK_MODE															
Type	RW															
Reset	0	0	0	0												
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
31:28 LOOP_BACK_MODE	Specifies loop back mode 0: Normal mode 1: Sine tone output of ch1 to i_05, sine tone output of ch2 to i_06 2: Sine tone output of ch1 to i_07, sine tone output of ch2 to i_08 4: Sine tone output of ch1 to src_B ch1, sine tone output of ch2 to src_B ch2 6: Uplink left channel output to src_B ch1, uplink right channel output to src_B ch2

11220330 AFE_MOD_DAI_BASE AFE MOD_DAI Base Address Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_MOD_DAI_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_MOD_DAI_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:3 AFE_MOD_DAI_BASE	Base address of MOD_DAI input in master mode Always set AFE_MOD_DAI_BASE[2:0] = 3'ho for the convenience of the hardware implementation.

Bit(s) Name	Description
-------------	-------------

11220338 AFE_MOD_DAI_END **00000007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_MOD_DAI_END															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_MOD_DAI_END													AFE_MOD_DAI_END_LSB		
Type	RW													RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s) Name	Description
31:3 AFE_MOD_DAI_END	End address of MOD_DAI input in master mode Always set AFE_MOD_DAI_END[2:0] = 3'h7 for the convenience of the hardware implementation.
2:0 AFE_MOD_DAI_END_LSB	

1122033C AFE_MOD_DAI_CUR **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_MOD_DAI_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_MOD_DAI_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 AFE_MOD_DAI_CUR	Indicates the current address of MOD_DAI input buffer

11220350 AFE_VUL_D2_BASE **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_VUL_D2_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_VUL_D2_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
31:3 AFE_VUL_D2_BASE	Base address of VUL_D2 input in master mode Always set AFE_VUL_D2_BASE[2:0] = 3'h0 for the convenience

Bit(s) Name	Description
	of the hardware implementation.

11220358 AFE_VUL_D2_END **AFE_VUL_D2 End Address Register** **00000007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	AFE_VUL_D2_END																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AFE_VUL_D2_END													AFE_VUL_D2_END_LSB			
Type	RW													RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s) Name	Description
31:3 AFE_VUL_D2_END	End address of the VUL_D2 input in master mode Always set AFE_VUL_D2_END[2:0] = 3'h7 for the convenience of the hardware implementation.
2:0 AFE_VUL_D2_END_LSB	

1122035C AFE_VUL_D2_CUR **AFE_VUL_D2 Cursor Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_VUL_D2_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_VUL_D2_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 AFE_VUL_D2_CUR	Indicates the current address of the VUL_D2 input buffer

112203A0 AFE_IRQ_MCU_U_CON **AFE_IRQ_MCU Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					IRQ7_MCU_MODE				IRQ4_MCU_MODE				IRQ3_MCU_MODE			
Type					RW				RW				RW			
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		IRQ7_MCU_ON			IRQ2_MCU_MODE				IRQ1_MCU_MODE				IRQ4_MCU_ON	IRQ3_MCU_ON	IRQ2_MCU_ON	IRQ1_MCU_ON
Type		RW			RW				RW				RW	RW	RW	RW
Reset		0			0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
27:24	IRQ7_MCU_MODE	Controls the IRQ7_MCU count unit 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 0111b: 130k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k 0111b: 130k 1111b: 260k
23:20	IRQ4_MCU_MODE	Controls the IRQ3_MCU count unit 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k 0111b: 130k 1111b: 260k
19:16	IRQ3_MCU_MODE	Controls the IRQ4_MCU count unit 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k 0111b: 130k 1111b: 260k
14	IRQ7_MCU_ON	Controls the enabling of IRQ7_MCU 0: Off 1: On
11:8	IRQ2_MCU_MODE	Controls the IRQ2_MCU count unit 0000b: 8k 0001b: 11.025k

Bit(s)	Name	Description
		0010b: 12k
		0100b: 16k
		0101b: 22.05k
		0110b: 24k
		1000b: 32k
		1001b: 44.1k
		1010b: 48k
		1011b: 88.2k
		1100b: 96k
		1101b: 176.4k
		1110b: 192k
		0111b: 130k
		1111b: 260k
7:4	IRQ1_MCU_MODE	Controls the IRQ1_MCU count unit 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k 0111b: 130k 1111b: 260k
3	IRQ4_MCU_ON	Controls the enabling of IRQ4_MCU 0: Off 1: On
2	IRQ3_MCU_ON	Controls the enabling of IRQ3_MCU 0: Off 1: On
1	IRQ2_MCU_ON	Controls the enabling of IRQ2_MCU 0: Off 1: On
0	IRQ1_MCU_ON	Controls the enabling of IRQ1_MCU 0: Off 1: On

112203A4 AFE_IRQ_MCU U_STATUS AFE_IRQ_MCU Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										IRQ7_MCU		IRQ5_MCU	IRQ4_MCU	IRQ3_MCU	IRQ2_MCU	IRQ1_MCU
Type										RU		RU	RU	RU	RU	RU
Reset										0		0	0	0	0	0

Bit(s)	Name	Description
6	IRQ7_MCU	Reads the status for IRQ7_MCU (I2S) 0: No interrupt 1: IRQ7 interrupt
4	IRQ5_MCU	Reads the status for IRQ5_MCU (TDM) 0: No interrupt 1: IRQ5 interrupt
3	IRQ4_MCU	Reads the status for IRQ4_MCU 0: No interrupt 1: IRQ4 interrupt
2	IRQ3_MCU	Reads the status for IRQ3_MCU 0: No interrupt 1: IRQ3 interrupt
1	IRQ2_MCU	Reads the status for IRQ2_MCU (I2S) 0: No interrupt 1: IRQ2 interrupt
0	IRQ1_MCU	Reads the status for IRQ1_MCU (VUL/DL1/DL2/AWB) 0: No interrupt 1: IRQ1 interrupt

112203A8 AFE_IRQ_MCU_CLR

AFE IRQ Clear Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		IRQ7_MCU_MIS_S_CLR		IRQ5_MCU_MIS_S_CLR	IRQ4_MCU_MIS_S_CLR	IRQ3_MCU_MIS_S_CLR	IRQ2_MCU_MIS_S_CLR	IRQ1_MCU_MIS_S_CLR		IRQ7_MCU_CLR		IRQ5_MCU_CLR	IRQ4_MCU_CLR	IRQ3_MCU_CLR	IRQ2_MCU_CLR	IRQ1_MCU_CLR
Type		WO		WO	WO	WO	WO	WO		WO		WO	WO	WO	WO	WO
Reset		0		0	0	0	0	0		0		0	0	0	0	0

Bit(s)	Name	Description
14	IRQ7_MCU_MISS_CLR	Clears the status of IRQ7 miss flag 0: No operation 1: Clear IRQ7 miss flag
12	IRQ5_MCU_MISS_CLR	Clears the status of IRQ5 miss flag 0: No operation 1: Clear IRQ5 miss flag
11	IRQ4_MCU_MISS_CLR	Clears the status of IRQ4 miss flag 0: No operation 1: Clear IRQ4 miss flag
10	IRQ3_MCU_MISS_CLR	Clears the status of IRQ3 miss flag 0: No operation 1: Clear IRQ3 miss flag
9	IRQ2_MCU_MISS_CLR	Clears the status of IRQ2 miss flag 0: No operation 1: Clear IRQ2 miss flag
8	IRQ1_MCU_MISS_CLR	Clears the status of IRQ1 miss flag 0: No operation

Bit(s)	Name	Description
6	IRQ7_MCU_CLR	1: Clear IRQ1 miss flag Clears the status for IRQ7_MCU. 0: No operation
4	IRQ5_MCU_CLR	1: Clear IRQ7 Interrupt Clears the status for IRQ5_MCU. 0: No operation
3	IRQ4_MCU_CLR	1: Clear IRQ5 interrupt Clears the status for IRQ4_MCU. 0: No operation
2	IRQ3_MCU_CLR	1: Clear IRQ4 interrupt Clears the status for IRQ3_MCU. 0: No operation
1	IRQ2_MCU_CLR	1: Clear IRQ3 interrupt Clears the status for IRQ2_MCU. 0: No operation
0	IRQ1_MCU_CLR	1: Clear IRQ2 interrupt Clears the status for IRQ1_MCU. 0: No operation 1: Clear IRQ1 interrupt

112203AC AFE_IRQ_MCU_CNT1 **AFE IRQ1 MCU Counter Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																AFE_IRQ_MCU_CNT1
Type																RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ_MCU_CNT1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:0	AFE_IRQ_MCU_CNT1	Sets up the counter value for IRQ1 according to IRQ1_MODE The IRQ1 counter in AFE will count down from AFE_IRQ_MCU_CNT1 and set up IRQ1 while IRQ1 counter reaches 1. Therefore, the maximum IRQ time for IRQ1 at 48kHz mode is 5s.

112203B0 AFE_IRQ_MCU_CNT2 **AFE IRQ2 MCU Counter Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																AFE_IRQ_MCU_CNT2
Type																RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ_MCU_CNT2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
17:0 AFE_IRQ_MCU_CNT2	Sets up the counter value for IRQ2 according to IRQ2_MODE The IRQ2 counter in AFE will count down from AFE_IRQ_MCU_CNT2 and set up IRQ2 while IRQ2 counter reaches 1. Therefore, the maximum IRQ time for IRQ2 at 48kHz mode is 5s.

112203B4 AFE_IRQ_MCU_U_EN **AFE IRQ MCU Enable Register** **00080473**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										AFE_IRQ_CM4_EN						
Type										RW						
Reset										0	0	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ_MD32_EN									AFE_IRQ_MCU_EN						
Type	RW									RW						
Reset		0	0	0	0	1	0	0		1	1	1	0	0	1	1

Bit(s) Name	Description
22:16 AFE_IRQ_CM4_EN	IRQ to CM4 enable control
14:8 AFE_IRQ_MD32_EN	IRQ to MD32 enable control
6:0 AFE_IRQ_MCU_EN	IRQ to MCU enable control

112203B8 AFE_IRQ_MCU_U_MON2 **AFE IRQ MCU MON2 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		IRQ7_MIS_S_FL AG		IRQ5_MIS_S_FL AG	IRQ4_MIS_S_FL AG	IRQ3_MIS_S_FL AG	IRQ2_MIS_S_FL AG	IRQ1_MIS_S_FL AG	AFE_IRQ_MCU_CLR_PHASE							
Type		RU		RU	RU	RU	RU	RU	RU							
Reset		0		0	0	0	0	0	0							

Bit(s) Name	Description
14 IRQ7_MISS_FLAG	Shows if there is any miss of the IRQ7 Writing 1 to 0x3a8[14] will clear this bit. 0: No miss 1: Miss happened.
12 IRQ5_MISS_FLAG	Shows if there is any miss of the IRQ5 Writing 1 to 0x3a8[12] will clear this bit. 0: No miss 1: Miss happened.
11 IRQ4_MISS_FLAG	Shows if there is any miss of the IRQ4

Bit(s)	Name	Description
10	IRQ3_MISS_FLAG	Writing 1 to 0x3a8[11] will clear this bit. 0: No miss 1: Miss happened. Shows if there is any miss of the IRQ3 Writing 1 to 0x3a8[10] will clear this bit. 0: No miss 1: Miss happened.
9	IRQ2_MISS_FLAG	Shows if there is any miss of the IRQ2 Writing 1 to 0x3a8[9] will clear this bit. 0: No miss 1: Miss happened.
8	IRQ1_MISS_FLAG	Shows if there is any miss of the IRQ1 Writing 1 to 0x3a8[8] will clear this bit. 0: No miss 1: Miss happened.
7	AFE_IRQ_MCU_CLR_PHASE	For debugging AFE_IRQ_MCU_CLR

112203C0 AFE_IRQ1_MCU_CNT_MON **AFE_IRQ1 MCU Count Monitor Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															AFE_IRQ1_CNT_MON	
Type															RU	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ1_CNT_MON															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:0	AFE_IRQ1_CNT_MON	Monitors the counter value for IRQ1 according to IRQ1_MODE The IRQ1 counter in AFE will count down from AFE_IRQ_MCU_CNT1.

112203C4 AFE_IRQ2_MCU_CNT_MON **AFE_IRQ2 MCU Count Monitor Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															AFE_IRQ2_CNT_MON	
Type															RU	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ2_CNT_MON															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:0	AFE_IRQ2_CNT_MON	Monitors the counter value for IRQ2 according to I2S_MODE The IRQ1 counter in AFE will count down from

Bit(s)	Name	Description
		AFE_IRQ_MCU_CNT2.

112203C8 AFE_IRQ1_MCU_EN_CNT_MON **AFE IRQ1 MCU Enable Count Monitor Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_IRQ1_MCU_EN_CNT_MON															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ1_MCU_EN_CNT_MON															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	AFE_IRQ1_MCU_EN_CNT_MON	Monitors the enable count number of IRQ1 enabling signal

112203D0 AFE_MEMIF_MINLEN **AFE MEMIF Min BLength Register** **33333333**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved2				HDMI_MINLEN				Reserved1				Reserved			
Type	RW				RW				RW				RW			
Reset	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DL3_MINLEN				DL2_MINLEN				DL1_data2_MINLEN				DL1_MINLEN			
Type	RW				RW				RW				RW			
Reset	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1

Bit(s)	Name	Description
31:28	Reserved2	The minimum burst length minus 1.
27:24	HDMI_MINLEN	The minimum burst length minus 1.
23:20	Reserved1	The minimum burst length minus 1.
19:16	Reserved	The minimum burst length minus 1.
15:12	DL3_MINLEN	The minimum burst length minus 1.
11:8	DL2_MINLEN	The minimum burst length minus 1.
7:4	DL1_data2_MINLEN	The minimum burst length minus 1.
3:0	DL1_MINLEN	The minimum burst length minus 1.

112203D4 AFE_MEMIF_MAXLEN **AFE MEMIF Max BLength Register** **11111115**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved				HDMI_MAXLEN				Reserved1							
Type	RW				RW				RW							
Reset	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved1				DL3_MAXLEN				DL2_MAXLEN				DL1_data2_MAXLEN	DL1_MAXLEN		
Type	RW				RW				RW				RW	RW		

Reset	0	0	0	1	0	0	0	1	0	0	0	1	0	1	0	1
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Name	Description
31:28	Reserved	
27:24	HDMI_MAXLEN	0: Not support 1: 16 byte burst 2: 32 bytes burst 3: 64 bytes burst
23:12	Reserved1	
11:8	DL3_MAXLEN	0: Not support 1: 16 byte burst 2: 32 bytes burst 3: 64 bytes burst
7:4	DL2_MAXLEN	0: Not support 1: 16 byte burst 2: 32 bytes burst 3: 64 bytes burst
3:2	DL1_data2_MAXLEN	0: Not support 1: 16 byte burst 2: 32 bytes burst 3: 64 bytes burst
1:0	DL1_MAXLEN	0: Not support 1: 16 byte burst 2: 32 bytes burst 3: 64 bytes burst

112203D8 AFE_MEMIF_PBUF_SIZE **AFE MEMIF Prefecth Buffer Size** **00000FFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved1														DL1_data2_4ch	VUL_data2_4ch
Type	RW														RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved				DL3_PBUF_SIZE	DL1_data2_PBUF_SIZE	IEC_PBUF_SIZE	HDMI_PBUF_SIZE	DL2_PBUF_SIZE	DL1_PBUF_SIZE						
Type	RW				RW	RW	RW	RW	RW	RW						
Reset	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
31:18	Reserved1	
17	DL1_data2_4ch	0: 2ch 1: 4ch
16	VUL_data2_4ch	0: 2ch 1: 4ch
15:12	Reserved	
11:10	DL3_PBUF_SIZE	00: 16 bytes 01: 32 bytes 10: 64 bytes 11: 128 bytes
9:8	DL1_data2_PBUF_SIZE	00: 16 bytes 01: 32 bytes

Bit(s)	Name	Description
7:6	IEC_PBUF_SIZE	10: 64 bytes 11: 128 bytes 00: 16 bytes 01: 32 bytes 10: 64 bytes 11: 128 bytes
5:4	HDMI_PBUF_SIZE	00: 16 bytes 01: 32 bytes 10: 64 bytes 11: 128 bytes
3:2	DL2_PBUF_SIZE	00: 16 bytes 01: 32 bytes 10: 64 bytes 11: 128 bytes
1:0	DL1_PBUF_SIZE	00: 16 bytes 01: 32 bytes 10: 64 bytes 11: 128 bytes

112203F8 AFE MEMIF HD MODE **AFE MEMIF HD Mode Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved2								Reserved1		HDMI_HD		MOD_DAI_H D		DAI_HD	
Type	RW								RW		RW		RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved		VUL_data2_HD		VUL_HD		AWB_HD		DL3_HD		DL2_HD		DL1_data2_HD		DL1_HD	
Type	RW		RW		RW		RW		RW		RW		RW		RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	Reserved2	
23:22	Reserved1	
21:20	HDMI_HD	0: 16 bits format 1: 24 bits format
19:18	MOD_DAI_HD	0: 16 bits format 1: 24 bits format
17:16	DAI_HD	0: 16 bits format 1: 24 bits format
15:14	Reserved	
13:12	VUL_data2_HD	0: 16 bits format 1: 24 bits format
11:10	VUL_HD	0: 16 bits format 1: 24 bits format
9:8	AWB_HD	0: 16 bits format 1: 24 bits format
7:6	DL3_HD	0: 16 bits format 1: 24 bits format
5:4	DL2_HD	0: 16 bits format 1: 24 bits format
3:2	DL1_data2_HD	0: 16 bits format 1: 24 bits format
1:0	DL1_HD	0: 16 bits format

Bit(s)	Name	Description
--------	------	-------------

1: 24 bits format

112203FC AFE MEMIF HDALIGN Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved3					HDMI_NORMAL_MODE	MOD_DAI_NORMAL_MODE	DAI_NORMAL_MODE	Reserved2	VUL_data2_NORMAL_MODE	VUL_NORMAL_MODE	AWB_NORMAL_MODE	DL3_NORMAL_MODE	DL2_NORMAL_MODE	DL1_data2_NORMAL_MODE	DL1_NORMAL_MODE
Type	RW					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved1				Reserved	HDMI_HD_ALIGN	MOD_DAI_HD_ALIGN	DAI_ALIGN	VUL2_HD_ALIGN	VUL_data2_HD_ALIGN	VUL_HD_ALIGN	AWB_HD_ALIGN	DL3_HD_ALIGN	DL2_HD_ALIGN	DL1_data2_HD_ALIGN	DL1_HD_ALIGN
Type	RW				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

31:27	Reserved3	
26	HDMI_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
25	MOD_DAI_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
24	DAI_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
23	Reserved2	
22	VUL_data2_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
21	VUL_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
20	AWB_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
19	DL3_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
18	DL2_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
17	DL1_data2_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
16	DL1_NORMAL_MODE	0: 24-bit uses compact mode. 1: 24-bit uses normal mode.
15:12	Reserved1	
11	Reserved	
10	HDMI_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
9	MOD_DAI_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
8	DAI_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
7	VUL2_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}

Bit(s)	Name	Description
6	VUL_data2_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
5	VUL_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
4	AWB_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
3	DL3_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
2	DL2_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
1	DL1_data2_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}
0	DL1_HD_ALIGN	0: {8'bo, 24 bits data} 1: {24 bits data, 8'bo}

112203DC AFE_IRQ_MC U_CNT7 AFE_IRQ7 MCU Counter Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																AFE_IRQ_MCU_CNT7
Type																RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ_MCU_CNT7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17:0	AFE_IRQ_MCU_CNT7	Sets up the counter value for IRQ7 according to IRQ7_MODE The IRQ7 counter in AFE will count down from AFE_IRQ_MCU_CNT7 and set up IRQ7 while IRQ7 counter reaches 1.

112203F0 AFE_APLL1_TUNER_CFG AFE Tuner Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	upper_bound						apll_div							xtal_en_128fs_sel	freq_tuner_en	
Type	RW						RW							RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0

Bit(s)	Name	Description
15:8	upper_bound	Upper bound setting for changing PCW
7:4	apll_div	Divider setting of apll 128fs

Bit(s)	Name	Description
2:1	xtal_en_128fs_sel	2'b00: 32kHz*128 2'b01: 44.1kHz*128 2'b10: 48kHz*128 2'b11: 0
0	freq_tuner_en	1: Enable apll tuner

112203F4 AFE_APLL2_TUNER_CFG AFE Tuner 2 Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	upper_bound							apll_div					xtal_en_128fs_sel	freq_tuner_en		
Type	RW							RW					RW	RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0

Bit(s)	Name	Description
15:8	upper_bound	Upper bound setting for changing PCW
7:4	apll_div	Divider setting of apll 128fs
2:1	xtal_en_128fs_sel	2'b00: 32kHz*128 2'b01: 44.1kHz*128 2'b10: 48kHz*128 2'b11: 0
0	freq_tuner_en	1: Enable apll tuner

11220410 AFE_GAIN1_CON0 AFE Gain 1 Control Register 0 0000C800

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GAIN1_SAMPLE_PER_STEP							GAIN1_MODE							GAIN1_ON	
Type	RW							RW							RW	
Reset	1	1	0	0	1	0	0	0	0	0	0	0				0

Bit(s)	Name	Description
15:8	GAIN1_SAMPLE_PER_STEP	Gain 1 sample per step
7:4	GAIN1_MODE	Gain 1 mode 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k

Bit(s) Name	Description
	1000b: 32k
	1001b: 44.1k
	1010b: 48k
	1011b: 88.2k
	1100b: 96k
	1101b: 176.4k
	1110b: 192k
o GAIN1_ON	Gain 1 on 0: Off 1: On

11220414 AFE_GAIN1 **AFE Gain 1 Control Register 1** **00080000**
CON1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													GAIN1_TARGET			
Type													RW			
Reset													1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GAIN1_TARGET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
19:0 GAIN1_TARGET	Gain 1 target

11220418 AFE_GAIN1 **AFE Gain 1 Control Register 2** **0007C5E5**
CON2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													GAIN1_DOWN_STEP			
Type													RW			
Reset													0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GAIN1_DOWN_STEP															
Type	RW															
Reset	1	1	0	0	0	1	0	1	1	1	1	0	0	1	0	1

Bit(s) Name	Description
19:0 GAIN1_DOWN_STEP	Gain 1 down step

1122041C AFE_GAIN1 **AFE Gain 1 Control Register 3** **00083BCD**
CON3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													GAIN1_UP_STEP			
Type													RW			
Reset													1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	GAIN1_UP_STEP															
Type	RW															
Reset	0	0	1	1	1	0	1	1	1	1	0	0	1	1	0	1

Bit(s) Name	Description
19:0 GAIN1_UP_STEP	Gain 1 up step

11220424 AFE_GAIN1_CUR **AFE Gain 1 Cursor Register** **00080000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													AFE_GAIN1_CUR			
Type													RW			
Reset													1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_GAIN1_CUR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
19:0 AFE_GAIN1_CUR	Indicates the current Gain 1

11220428 AFE_GAIN2_CON0 **AFE Gain 2 Control Register 0** **0000C800**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GAIN2_SAMPLE_PER_STEP								GAIN2_MODE							GAIN2_ON
Type	RW								RW							RW
Reset	1	1	0	0	1	0	0	0	0	0	0	0				0

Bit(s) Name	Description
15:8 GAIN2_SAMPLE_PER_STEP	Gain 2 sample per step
7:4 GAIN2_MODE	Gain 2 mode 0000b: 8k 0001b: 11.025k 0010b: 12k 0100b: 16k 0101b: 22.05k 0110b: 24k 1000b: 32k 1001b: 44.1k 1010b: 48k 1011b: 88.2k 1100b: 96k 1101b: 176.4k 1110b: 192k
0 GAIN2_ON	Gain 2 on

Bit(s) Name	Description
	0: Off 1: On

1122042C AFE_GAIN2 CON1 **AFE Gain 2 Control Register 1** **00080000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													GAIN2_TARGET			
Type													RW			
Reset													1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GAIN2_TARGET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
19:0 GAIN2_TARGET	Gain 2 target

11220430 AFE_GAIN2 CON2 **AFE Gain 2 Control Register 2** **0007C5E5**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name													GAIN2_DOWN_STEP				
Type													RW				
Reset													0	1	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GAIN2_DOWN_STEP																
Type	RW																
Reset	1	1	0	0	0	1	0	1	1	1	1	1	0	0	1	0	1

Bit(s) Name	Description
19:0 GAIN2_DOWN_STEP	Gain 2 down step

11220434 AFE_GAIN2 CON3 **AFE Gain 2 Control Register 3** **00083BCD**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													GAIN2_UP_STEP			
Type													RW			
Reset													1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GAIN2_UP_STEP															
Type	RW															
Reset	0	0	1	1	1	0	1	1	1	1	0	0	1	1	0	1

Bit(s) Name	Description
19:0 GAIN2_UP_STEP	Gain 2 up step

1122043C AFE_GAIN2_CUR

AFE Gain 2 Cursor Register

00080000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_GAIN2_CUR															
Type	RW															
Reset													1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_GAIN2_CUR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
19:0 AFE_GAIN2_CUR	Indicates the current Gain 2

11220500 AFE_ASRC_C_ONo

ASRC Config 0

80080000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CHSET1_O16BIT		CHSET1_CLR_IIR_HISTORY	CHSET1_IS_MONO	CHSET1_OFS_SEL	CHSET1_IFS_SEL	CHSET1_IIR_EN	CHSET1_IIR_STAGE		CHSET0_O16BIT		CHSET0_CLR_IIR_HISTORY	CHSET0_IS_MONO	CHSET0_OFS_SEL	CHSET0_IIR_STAGE	COEF_AM_CTRL
Type	RW		RW	RW	RW	RW	RW	RW		RW		RU	RW	RW	RW	RW
Reset	1		0	0	0	0	0	0	0	0	0	0	1		0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CHSET0_OFS_SEL	CHSET0_IFS_SEL	CHSET0_IIR_EN	CHSET0_IIR_STAGE		CHSET_STR_CLR	CHSET_ON									
Type	RW	RW	RW	RW		RW	RU									
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0

Bit(s) Name	Description
31 CHSET1_O16BIT	Selects 16-bit/24-bit output
29 CHSET1_CLR_IIR_HISTORY	Set to 1 to clear the current IIR output history buffer for RX. This register will auto-clear once the histories are cleared.
28 CHSET1_IS_MONO	Mono/Stereo selection register
27:26 CHSET1_OFS_SEL	Selects output sample rate for RX Set to 01 for OFS fix value.
25:24 CHSET1_IFS_SEL	Selects input sample rate for RX Set to 10 for frequency tracking mode.
23 CHSET1_IIR_EN	Enables anti-alias IIR filter for RX Set 1 to Turns on anti-alias IIR filter.
22:20 CHSET1_IIR_STAGE	Anti-alias IIR filter stage for RX Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported.
19 CHSET0_O16BIT	Selects 16-bit/24-bit output
17 CHSET0_CLR_IIR_HISTORY	Set to 1 to clear current IIR output history buffer for TX. This register will auto-clear once the histories are cleared.
16 CHSET0_IS_MONO	Mono/Stereo selection register
15:14 CHSET0_OFS_SEL	Selects output sample rate for TX

Bit(s)	Name	Description
13:12	CHSETo_IFS_SEL	Set to 00 for OFS fix value. Selects input sample rate selection for TX
11	CHSETo_IIR_EN	Set to 11 for period tracking mode. Enables anti-alias IIR filter for TX
10:8	CHSETo_IIR_STAGE	Set 1 to Turns on anti-alias IIR filter. Anti-alias IIR filter stage for TX
6:4	CHSET_STR_CLR	Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported. Each channel set clear signal
3:2	CHSET_ON	Set bit 0 to 1 to clear the TX history. Set bit 1 to 1 to clear the RX history. Set bit 2 to 1 to clear the I2S history. Indicates which channel set is on currently
1	COEFF_SRAM_CTRL	01: TX 10: RX Controls coefficient SRAM access
0	ASM_ON	0: Disable access 1: Enable access ASRC enabling signal Turn it on after all Configurations are set. 0: Disable ASRC 1: Enable ASRC

11220504 AFE ASRC C
ON1
ASRC Config 1
00000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_0							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_0															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s)	Name	Description
23:0	ASM_FREQ_0	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for TX OFS.

11220508 AFE ASRC C
ON2
ASRC Config 2
00400000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_1							
Type									RW							
Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 ASM_FREQ_1	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for RX OFS.

1122050C AFE ASRC C ON3 ASRC Config 3 00400000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_2							
Type									RW							
Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 ASM_FREQ_2	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for RX IFS.

11220510 AFE ASRC C ON4 ASRC Config 4 00000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_3							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_3															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s) Name	Description
23:0 ASM_FREQ_3	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for TX IFS.

11220514 AFE ASRC C ON5 ASRC Config 5 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RESULT_SEL		



Type																	RW		
Reset																	0	0	0

Bit(s)	Name	Description
2:0	RESULT_SEL	Selects output 000: ASRC output 001: Data input 010: CMPF output 011: HBF1 output 100: HBF2 output 101: HBF3 output 110: HBF4 output 111: Each IIR stage output in order

11220518 AFE ASRC_C ON6**ASRC Config 6****00010800**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI_CYCLE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			FREQ_CALI_C_RUNNIN_G	AUTO_TUNE_FREQ3	COMP_FREQ_RES_EN		FREQ_CALI_SEL	FREQ_CALI_BP_DGL	FREQ_CALI_MAX_GWIDTH		AUTO_TUNE_FREQ2	FREQ_CALI_AUTOR_ESTA_RT	CALI_USE_FREQ_OUT	CALI_EN		
Type			RU	RW	RW		RW	RW		RW		RW	RW	RW		RU
Reset			0	0	1		0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	FREQ_CALI_CYCLE	Frequency calibrating cycle register Defines how many input signal cycles the calibrator calibrates are in one round. This register is updated into calibrator once the calibrator enable [0] is turned on.
13	FREQ_CALC_RUNNING	Shows if frequency calculation is running For one round running case, wait for this bit and the CALI_EN bit to become low before frequency result is ready.
12	AUTO_TUNE_FREQ3	Enables asm_freq_3 auto update with the calibrator result once the calibrator completes one round 0: Disable auto update 1: Enable auto update
11	COMP_FREQ_RES_EN	Frequency compensation enabling register 0: Disable compensation 1: Enable compensation
9:8	FREQ_CALI_SEL	Calibrator input source selection register Before modifying this register, make sure the calibrator is turned off. 00: Use PCM SYNC word 01: Not connected 10: Not connected 11: Not connected
7	FREQ_CALI_BP_DGL	Bypasses deglitch circuit for calibrator input 0: No bypass 1: Bypass

Bit(s)	Name	Description
6:4	FREQ_CALI_MAX_GWIDTH	Defines the maximum glitch width of the calibrator input signal Unit: Calibrator reference clock cycles
3	AUTO_TUNE_FREQ2	Enables asm_freq_2 auto update with the calibrator result once the calibrator completes one round 0: Disable auto update 1: Enable auto update
2	FREQ_CALI_AUTO_RESTART	Enables calibrator auto restart new calibration while one run is completed This value will be updated into calibrator once the enabling signal is turned on from off state. 0: Disable auto restart 1: Enable auto restart
1	CALI_USE_FREQ_OUT	Selects frequency or period calibration mode 0: Use period calibration result to update asm_freq_2. Use frequency calibration result to update asm_freq_3 1: Use frequency calibration result to update asm_freq_2. Use period calibration result to update asm_freq_3
0	CALI_EN	Enables frequency calibrator If auto restart is 0, this bit will be cleared while one calibration run is completed. If this bit is set to 0, wait until this bit becomes 0 to make the next run start safely. 0: Disable calibrator 1: Enable calibrator

1122051C AFE ASRC C ASRC Config 7 00000659
ON7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALC_DENOMINATOR															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALC_DENOMINATOR															
Type	RW															
Reset	0	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1

Bit(s)	Name	Description
23:0	FREQ_CALC_DENOMINATOR	Determines the denominator for performing period-to-frequency calibration result translation

11220520 AFE ASRC C ASRC Config 8 00000000
ON8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PRD_CALI_RESULT_RECORD															
Type	RU															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PRD_CALI_RESULT_RECORD															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 PRD_CALI_RESULT_RECORD	Period calibration result Records the calibration result of the previous round. Writing any value to this register will clear the result.

11220524 AFE ASRC C ASRC Config 9 00000000
ON9

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALI_RESULT							
Type									RU							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_RESULT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 FREQ_CALI_RESULT	Frequency calibrator result Records the calibration result of previous round. This value is got from the quotient of (FREQ_CALC_DENOMINATOR/PRD_CALI_RESULT) in 1.23 format.

11220528 AFE ASRC C ASRC Config 10 00000000
ON10

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									COEFF_SRAM_DATA							
Type									RU							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COEFF_SRAM_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 COEFF_SRAM_DATA	Read/Write data port of coefficient SRAM Read data have one cycle delay. The coefficients are filled stage by stage: each stage has 6 coefficients. For the 2nd-order IIR filter with transfer function of one stage as: $(2^{\text{shift}}) * a_0 + (2^{\text{shift}}) * a_1 * Z^{-1} + (2^{\text{shift}}) * a_2 * Z^{-2} / 1 + (2^{\text{shift}}) * b_1 * Z^{-1} + (2^{\text{shift}}) * b_2 * Z^{-2}$ The coefficient should be filled as (from low address to high address) a2 a1 a0 -b1 -b2 shift

1122052C AFE ASRC C ASRC Config 11 00000000
ON11

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COEFF_SRAM_ADR															
Type	RW															
Reset										0	0	0	0	0	0	0

Bit(s)	Name	Description
6:0	COEFF_SRAM_ADR	Determines the rd/wr address of IIR coefficient SRAM Read/Write COEFF_SRAM_DATA will make this register increase by 1.

11220530 **PCM INTF C**
ON1

PCM Interface Config 1

00000006

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FIX_VALUE_SEL	BUFFER_LOOPBACK	PARALLEL_LOOPBACK	SERIAL_LOOPBACK	DAI_PCM_LOOPBACK	I2S_PCM_LOOPBACK	SYNC_DELSEL	TX_L_SWAP	SYNC_OUT_INV	BCLK_OUT_INV	SYNC_IN_INV	BCLK_IN_INV	TX_L_CH_PT	VBT_16K_MODE	EXT_MODE	PCM_24BIT
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PCM_WLEN		SYNC_LENGTH					SYNC_TTYPE	BT_MODE	BYPASRC	PCM_SLAVE	PCM_MODE		PCM_FMT		PCM_EN
Type	RW		RW					RW	RW	RW	RW	RW		RW		RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

Bit(s)	Name	Description
31	FIX_VALUE_SEL	Selects fix register value sent on PCM TX Fix register value is from 0x0538. 0: Disable fix value on TX 1: Enable fix value on TX
30	BUFFER_LOOPBACK	PCM RX parallel data in async FIFO are loopback to PCM TX async FIFO 2-channel TX data receive the same 1-channel RX data. 0: Disable loopback 1: Enable loopback
29	PARALLEL_LOOPBACK	PCM RX parallel data are looped back to PCM TX directly. 2-channel TX data receive the same 1-channel RX data. 0: Disable loopback 1: Enable loopback
28	SERIAL_LOOPBACK	PCM RX serial data are loopback to PCM TX directly 0: Disable loopback 1: Enable loopback
27	DAI_PCM_LOOPBACK	Internal loopback with AFE_DAI BT module 0: Disable loopback 1: Enable loopback
26	I2S_PCM_LOOPBACK	Internal loopback with AFE_I2S module 0: Disable loopback 1: Enable loopback
25	SYNC_DELSEL	Selects synchronizer 0: Select 2 FFs synchronizer

Bit(s)	Name	Description
24	TX_LR_SWAP	1: Select 1 FF synchronizer TX L/R channels swap 0: Disable swap
23	SYNC_OUT_INV	1: Enable swap Inverts PCM SYNC out 0: Not invert
22	BCLK_OUT_INV	1: Invert Inverts PCM BCLK out 0: Not invert
21	SYNC_IN_INV	1: Invert Inverts PCM SYNC in 0: Not invert
20	BCLK_IN_INV	1: Invert Inverts PCM BCLK in 0: Not invert
19	TX_LCH_RPT	1: Invert TX L-channel repeat twice in one sample period 0: No repeat
18	VBT_16K_MODE	1: Repeat Mode support for 2 samples in once sync Used in 16K mode only. 0: Disable
17	EXT_MODEM	1: Enable Selects internal/external modem PCM interface 0: Select internal modem
16	PCM_24BIT	1: Select external modem Selects data sample bit width 0: 16-bit sample
15:14	PCM_WLEN	1: 24-bit sample Selects BCK cycles in one LRCK period 00: 32 BCK 01: 64 BCK
13:9	SYNC_LENGTH	PCM mode B sync length SYNC_TYPE must be set to 1 to enable extended sync length. 00000: Sync is 1 BCK cycle 00001: Sync is 2 BCK cycles 00010: Sync is 3 BCK cycles 11111: Sync is 32 BCK cycles
8	SYNC_TYPE	PCM mode B single BCK cycle sync length or multiple BCK cycles sync length 0: 1 BCK cycle sync length 1: Extended BCK cycles sync length
7	BT_MODE	In BT mode, only L channel data are sent on PCM TX. 0: Dual mic on TX 1: Single mic on TX
6	BYP_ASRC	Set to 0 when source and destination use different crystals. Set to 1 when the source and destination use same crystal. 0: TX/RX parallel data go through ASRC 1: TX/RX parallel data go through async FIFO
5	PCM_SLAVE	Selects master/slave mode 0: Master mode 1: Slave mode
4:3	PCM_MODE	Selects sampling rate 00: 8K 01: 16K 10: 32K

Bit(s)	Name	Description
2:1	PCM_FMT	PCM interface formats 00: I2S 01: EIAJ 10: PCM mode A 11: PCM mode B
0	PCM_EN	Enables PCM interface 0: Disable PCM interface 1: Enable PCM interface

11220538 PCM INTF C ON2 **PCM Interface Config 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PCM1_TX_FIFO_OV	PCM1_RX_FIFO_OV	PCM2_TX_FIFO_OV	PCM2_RX_FIFO_OV	PCM1_SYNC_GLITCH	PCM2_SYNC_GLITCH										
Type	RU	RU	RU	RU	RU	RU										
Reset	0	0	0	0	0	0										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PCM1_PCM2_LOOPBACK_CH		DAI_PCM_LOOPBACK_CH	I2S_PCM_LOOPBACK_CH				PCM_USE_MD3	TX_FIX_VALUE							
Type	RU		RW	RU				RW	RW							
Reset	0		0	0				0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	PCM1_TX_FIFO_OV	PCM1 (master/slave PCM) TX async FIFO overflow/underflow flag
30	PCM1_RX_FIFO_OV	PCM1 (master/slave PCM) RX async FIFO overflow/underflow flag
29	PCM2_TX_FIFO_OV	PCM2 (slave only PCM) TX Async FIFO overflow/underflow flag
28	PCM2_RX_FIFO_OV	PCM2 (slave only PCM) RX Async FIFO overflow/underflow flag
27	PCM1_SYNC_GLITCH	PCM1 (master/slave PCM) sync glitch flag
26	PCM2_SYNC_GLITCH	PCM2 (slave only PCM) sync glitch flag
15	PCM1_PCM2_LOOPBACK	Internal loopback with AFE_PCM_SLV_INTF module 0: Disable loopback 1: Enable loopback
13	DAI_PCM_LOOPBACK_CH	Selects internal loopback signal with AFE_DAI module 0: TX 1: TX2
12	I2S_PCM_LOOPBACK_CH	Selects internal loopback signal with AFE_I2S module 0: TX 1: TX2
8	PCM_USE_MD3	Selects internal MD2/MD3 PCM interface 0: Select internal MD2 1: Select internal MD3
7:0	TX_FIX_VALUE	Fix register value sent on PCM TX

1122053C PCM2 INTF CON

PCM2 Interface Config

00000006

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX_FIX_VALUE								FIX_VALUE_SEL	BUFFER_LOOPBACK	PARALLEL_LOOPBACK	SERIAL_LOOPBACK	DAI_PCM_LOOPBACK	I2S_PCM_LOOPBACK	SYNC_DELSEL	TX_LR_SWAP
Type	RW								RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SYNC_IN_INV	BCLK_IN_INV	TX_LR_PT	VBT_16K_MODE	LOOPBACK_CH_SEL			TX2_BT_MODE	BT_MODE	PCM_AFIFO	PCM_WLEN	PCM_MODE		PCM_FMT		PCM_EN
Type	RW	RW	RW	RW	RW			RW	RW	RW	RW	RW		RW		RW
Reset	0	0	0	0	0	0		0	0	0	0	0	0	1	1	0

Bit(s)	Name	Description
31:24	TX_FIX_VALUE	Fix register value sent on PCM TX
23	FIX_VALUE_SEL	Selects fix register value sent on PCM TX Fix register value is from bit[31:24]. 0: Disable fix value on TX 1: Enable fix value on TX
22	BUFFER_LOOPBACK	PCM RX parallel data in async FIFO are looped back to PCM TX async FIFO. 2-channel TX data receive the same 1-channel RX data. 0: Disable loopback 1: Enable loopback
21	PARALLEL_LOOPBACK	PCM RX parallel data are looped back to PCM TX directly. 2-channels TX data receives same 1-channel RX data. 0: Disable loopback 1: Enable loopback
20	SERIAL_LOOPBACK	PCM RX serial data are looped back to PCM TX directly. 0: Disable loopback 1: Enable loopback
19	DAI_PCM_LOOPBACK	Internal loopback with DAIBT module 0: Disable loopback 1: Enable loopback
18	I2S_PCM_LOOPBACK	Internal loopback with AFE_I2S module 0: Disable loopback 1: Enable loopback
17	SYNC_DELSEL	Selects synchronizer 0: Select 2 FFs synchronizer 1: Select 1 FF synchronizer
16	TX_LR_SWAP	Swaps TX L/R channels 0: Disable swap 1: Enable swap
15	SYNC_IN_INV	Inverts PCM SYNC in 0: Not invert 1: Invert
14	BCLK_IN_INV	Inverts PCM BCLK in 0: Not invert 1: Invert
13	TX_LR_PT	TX L-channel repeat twice in one sample period 0: No repeat 1: Repeat
12	VBT_16K_MODE	Mode support for 2 samples in once sync

Bit(s)	Name	Description
		Used in 16K mode only. 0: Disable 1: Enable
11:10	LOOPBACK_CH_SEL	Selects loopback channels for PCM2 to I2S or PCM2 to DAI loopback mode 00: PCM2_TX for loopback 01: PCM2_TX2 for loopback 10: PCM2_TX3 for loopback
8	TX2_BT_MODE	In BT mode, only L channel data are sent on PCM TX2. 0: Dual mic on TX2 1: Single mic on TX2
7	BT_MODE	In BT mode, only L channel data are sent on PCM TX. 0: Dual mic on TX 1: Single mic on TX
6	PCM_AFIFO	Select ASRC if modem is using different clock source. Select AFIFO if modem is using same clock source. 0: ASRC 1: AFIFO
5	PCM_WLEN	Selects BCK cycles in one LRCK period 0: 32 BCK cycles 1: 64 BCK cycles
4:3	PCM_MODE	Selects sampling rate 00: 8K 01: 16K 10: 32K
2:1	PCM_FMT	PCM interface formats 00: I2S 01: EIAJ 10: PCM mode A 11: PCM mode B
0	PCM_EN	Enables PCM interface 0: Disable PCM interface 1: Enable PCM interface

11220550 AFE ASRC C
ON13

ASRC Config 13

00080000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													CHSE T2_O 16BI T		CHSE T2_C LR_I IR_H ISTO RY	CHSE T2_I S_NO
Type													RW		RW	RW
Reset													1		0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					CHSE T2_I IR_E N	CHSET2_IIR_ST AGE			CHSET_STR_CLR			CHSET_ON			COEF F_SR AM_C TRL	ASM ON
Type					RW	RW			RU			RU			RU	RU
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19	CHSET2_O16BIT	Selects 16-bit/24-bit output

Bit(s)	Name	Description
17	CHSET2_CLR_IIR_HISTORY	Set to 1 to clear the current IIR output history buffer for RX. This register will auto-clear once the histories are cleared.
16	CHSET2_IS_MONO	Mono/Stereo selection register
11	CHSET2_IIR_EN	Enables anti-alias IIR filter for I2S IN Set 1 to turn on anti-alias IIR filter.
10:8	CHSET2_IIR_STAGE	Anti-alias IIR filter stage for I2S IN Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported.
7:5	CHSET_STR_CLR	Sets AFE_ASRC_CONO to clear. Read-only.
4:2	CHSET_ON	Indicates which channel set is on currently 000: PCM TX 010: PCM TX 100: I2S RX
1	COEFF_SRAM_CTRL	Coefficient SRAM access control 0: Disable access 1: Enable access
0	ASM_ON	ASRC enabling signal Turned on after all Configurations are set. 0: ASRC disable 1: ASRC enable

11220554 AFE ASRC C **ASRC Config 14** **00600000**
ON14

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_4							
Type									RW							
Reset									0	1	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	ASM_FREQ_4	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for I2S RX OFS. 48K: $3250 / [(26M/48K) * 8] = 0x600000$ 44.1K: $8125 / [(26M/44.1K) * 8] = 0xDC8000$

11220558 AFE ASRC C **ASRC Config 15** **00400000**
ON15

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_5							
Type									RW							
Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_5															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
23:0 ASM_FREQ_5	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for I2S RX IFS. 48K: $3250 / [(26M/32K)*8] = 0x400000$ 44.1K: $8125 / [(26M/32K)*8] = 0xA00000$

1122055C AFE ASRC C ASRC Config 16 00010800
ON16

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI2_CYCLE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		FREQ_CAL_I2_A AUTORST_EN	FREQ_CAL_C2_R UNNING	AUTO_TUNE_FR EQ4	COMP_FREQ_RES_EN 2		FREQ_CALI2_SEL	FREQ_CALI2_BP_DGL		FREQ_CALI2_MAX_GWIDTH		AUTO_TUNE_FR EQ5	FREQ_CAL_I2_A RESTART	CALI2_USE_FR EQ_OUT	CALI2_EN	
Type		RW	RU	RW	RW		RW	RW		RW		RW	RW	RW	RW	
Reset		0	0	0	1		0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 FREQ_CALI2_CYCLE	Frequency calibrating 2 cycle Register Defines how many input signal cycles the calibrator calibrates in one round. This register is updated into calibrator once the calibrator enable [0] is turned on. In OFS 48K or 44.1K, set to 7.
14 FREQ_CALI2_AUTORST_EN	Enables freq_cal_i2 auto reset with the calibrator result too large (slow I2S in when FM change) For I2S in, set it to 1. 0: Disable auto reset 1: Enable auto reset
13 FREQ_CALC2_RUNNING	Shows if frequency calculation 2 is running For one round running case, wait for this bit and CALI_EN bit become low before frequency result is ready.
12 AUTO_TUNE_FREQ4	Enables asm_freq_4 auto update with the calibrator result once the calibrato complete one round For I2S in, set it to 0. 0: Disable auto update 1: Enable auto update
11 COMP_FREQ_RES_EN2	Frequency compensation 2 enabling register 0: Disable compensation 1: Enable compensation
9:8 FREQ_CALI2_SEL	Calibrator 2 input source selection register Before modifying this register, make sure the calibrator is turned off. For I2S in, set it to 2'b01. 00: Use PCM SYNC word 01: Not connected 10: Not connected 11: Not connected
7 FREQ_CALI2_BP_DGL	Bypasses glitch circuit for calibrator 2 input

Bit(s)	Name	Description
6:4	FREQ_CALI2_MAX_GWIDTH	0: No bypass 1: Bypass Defines maximum glitch width of the calibrator 2 input signal Unit: Calibrator reference clock cycles
3	AUTO_TUNE_FREQ5	Enables asm_freq_5 auto update with the calibrator result once the calibrato complete one round For I2S in, set it to 1. 0: Disable auto update 1: Enable auto update
2	FREQ_CALI2_AUTO_RESTART	Enables calibrator 2 auto restart new calibration while one run completes This value will be updated into calibrator once the enabling signal is turned on from off state. 0: Disable atuo restart 1: Enable auto restart
1	CALI2_USE_FREQ_OUT	Selects frequency or period calibration mode For I2S in, set it to 1. 0: Use period calibration result to update asm_freq_2, use frequency calibration result to update asm_freq_3 1: Use frequency calibration result to update asm_freq_2, use period calibration result to update asm_freq_3
0	CALI2_EN	Enables frequency calibrator 2 If auto restart is 0, this bit will be cleared while one calibration run is completed. If this bit is set to 0, wait until this bit becomes 0 to make the next run start safely. 0: Disable calibrator 1: Enable calibrator

11220560 AFE ASRC_C ON17 ASRC Config 17 00000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALC2_DENOMINATOR							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALC2_DENOMINATOR															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s)	Name	Description
23:0	FREQ_CALC2_DENOMINATOR	Determines denominator for performing period-to-frequency calibration result translation 48K: 3250 (0xCB2) 44.1K: 8125 (0x1FBD)

11220564 AFE ASRC_C ON18 ASRC Config 18 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									PRD_CALI2_RESULT_RECORD							
Type									RU							
Reset									0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PRD_CALI2_RESULT_RECORD															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 PRD_CALI2_RESULT_RECORD	Period calibration 2 result Records the calibration result of previous round. Write any value to this register will clear the result.

11220568 AFE ASRC C ON19 ASRC Config 19 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALI2_RESULT							
Type									RU							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI2_RESULT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 FREQ_CALI2_RESULT	Frequency calibrator 2 result Records the calibration result of previous round. This value is got from the quotient of (FREQ_CALC2_DENOMINATOR/PRD_CALI2_RESULT) in 1.23 format.

1122056C AFE ASRC C ON20 ASRC Config 20 00001B00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALI2_AUTORST_TH_HIGH							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI2_AUTORST_TH_HIGH															
Type	RW															
Reset	0	0	0	1	1	0	1	1	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 FREQ_CALI2_AUTORST_TH_HIGH H	Frequency calibrator 2 auto reset threshold high bound When the calibration result is bigger than this value, HW will auto reset freq_caliz2/ring2/history status when calibration result returns to normal value.

11220570 AFE ASRC C ON21 ASRC Config 21 00001800

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI2_AUTORST_TH_LOW															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI2_AUTORST_TH_LOW															
Type	RW															
Reset	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 FREQ_CALI2_AUTORST_TH_LOW	Frequency calibrator 2 auto reset threshold low bound When the calibration result is smaller than this value, HW will auto reset freq_caliz2/ring2/history status when calibration result returns to normal value.

11220108 A FE_ADDA_DL_SRC2_CON AFE_DL_SRC2 Control Register 0F000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	dl_2_input_mode_ctl				dl_2_ch1_saturation_en_ctl	dl_2_ch2_saturation_en_ctl	dl_2_output_sel_ctl									dl_2_fade_in_ostart_en	
Type	RW				RW	RW	RW									RW	
Reset	0	0	0	0	1	1	1	1								0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	dl_d_isab_le_hw_cg_ctl	c_da_ta_n_sel_ctl_pre	dl_2_sid_e_to_n_ctl_pre	dl_2_mut_e_ch1_of_f_ctl_pre	dl_2_mut_e_ch2_of_f_ctl_pre	dl2_aramp_sp_ctl_pre		dl_2_iirmode_ctl_pre			dl_2_voi_ce_m ode_ctl_pre	d2_2_mut_e_ch1_on_ctl_pre	d2_2_mut_e_ch2_on_ctl_pre	dl_2_iir_on_ctl_pre	dl_2_gai_n_on_ctl_pre	dl_2_src_on_tmp_ctl_pre	
Type	RW	RW	RW	RW	RW	RW		RW			RW	RW	RW	RW	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s) Name	Description
31:28 dl_2_input_mode_ctl	Selects input sampling rate of down-link 0: 8k 1: 11.025k 2: 12k 3: 16k 4: 22.05k 5: 24k 6: 32k 7: 44.1k 8: 48k 9: 96k 10: 192k Other : 8k
27 dl_2_ch1_saturation_en_ctl	Saturates input signal into -1~1-1LSB (Origin: -8~8-1lsb)
26 dl_2_ch2_saturation_en_ctl	Saturates input signal into -1~1-1LSB

Bit(s)	Name	Description
1		(Origin: -8~-8-1lsb)
25:24	dl_2_output_sel_ctl	Selects output mode of down-link 0: x1 of up-sample rate 1: x2 of up-sample rate 2: x4 of up-sample rate 3: x8 of up-sample rate
17:16	dl_2_fadein_ostart_en	When [12:11]=0 (mute_off=0 means enable mute function), test method should be 2-1 [12:11]=0 and [4:3]=0 (fade-in), then [17:16]=2'b11 to trigger fade-in start at 0 gain. To trigger, write [17:16]=2'b00 then [17:16]=2'b11. Each on/off of bit[17:16] should be separated by time interval > 1/FS. 2-2 test 2-1 but setup [4:3]=2'b11 (fade-out) and the fade-out procedure should not be affected. 00: Disable ch1 and ch2 fadein from 0 11: Enable ch1 and ch2 fadein from 0
15	dl_disable_hw_cg_ctl	Turns on to disable HW CG 0: Default 1: Disable HW CG
14	c_data_en_sel_ctl_pre	Default: 0 DL output rate: 8x Otherwise, the output rate is decided by AFE_DL_SRC2_CON0_H[9:8]
13	dl_2_side_tone_on_ctl_pre	Turns on side-tone filter from up-link path Reserved
12	dl_2_mute_ch1_off_ctl_pre	Turns off mute function in channel 1 0: Turn on mute function 1: Turn off mute function
11	dl_2_mute_ch2_off_ctl_pre	Turns off mute function in channel 2 0: Turn on mute function 1: Turn off mute function
10:9	dl2_arampsp_ctl_pre	Speed of mute function to zero out 0: Gain speed = 0.00025 per sample (total 4,096 samples) 1: Gain speed = 0.0005 per sample (total 2,048 samples) 2: Gain speed = 0.001 per sample (total 1,024 samples) 3: Gain speed = 0.002 per sample (total 512 samples)
8:6	dl_2_iirmode_ctl_pre	Selects band of IIR DC-removal filter 0: 4k: 90Hz, 8k: 180Hz 1: 4k: 160Hz, 8k: 320Hz 2: 4k: 200Hz, 8k: 400Hz 3: 4k: 250Hz, 8k: 500Hz 4: 16k: 100Hz
5	dl_2_voice_mode_ctl_pre	Selects voice input 0: Audio data 1: Voice data (small group delay and only enable 8k/16kHz)
4	d2_2_mute_ch1_on_ctl_pre	0: Mute up (back to gain = 1) 1: Mute down
3	d2_2_mute_ch2_on_ctl_pre	0: Mute up (back to gain = 1) 1: Mute down
2	dl_2_iir_on_ctl_pre	Turns on DC_removal function
1	dl_2_gain_on_ctl_pre	Turns on degrade gain function
0	dl_2_src_on_tmp_ctl_pre	Turns on down-link

1122010C AFE_ADDA_DL_SRC2_CON1

AFE_DL_SRC2 Control Register 1 Part

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dl_2_gain_ctl_pre															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																dl_2_gain_mode_ctl
Type																RW
Reset																0

Bit(s)	Name	Description
31:16	dl_2_gain_ctl_pre	Gain of degrade gain stage [1, 0] = [FFFF, 0]
0	dl_2_gain_mode_ctl	Down link gain formatting 0: gain_to_mac = [2:0:16] (suggested) 1: gain_to_mac = {[1:0:16],1'b0}

11220114 AFE_ADDA_UL_SRC_CON0 AFE Uplink SRC Control Register 0 Part 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	c_comb_out_singen_ctl	c_baseband_singen_ctl	c_digmic_phase_sel_ch1_ctl			c_digmic_phase_sel_ch2_ctl			c_two_digital_mic_ctl	ul_mode_3p25m_ch2_ctl	ul_mode_3p25m_ch1_ctl	ul_src_uic_out_ctl	ul_voice_mode_ch1_ch2_ctl			
Type	RW	RW	RW			RW			RW	RW	RW	RW	RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dmic_low_power_mode_ctl	dmic_48k_sel_ctl	ul_disable_hw_cg_ctl		ul_irq_n_tm_p_ctl	ul_iirmode_ctl					digmic_3p25m_1p6_25m_sel_ctl	agc_260k_sel_ch2_ctl	agc_260k_sel_ch1_ctl	ul_loopback_mode_ctl	ul_dm3lev_el_ctl	ul_src_on_tm_p_ctl
Type	RW	RW	RW		RW	RW					RW	RW	RW	RW	RW	RW
Reset	0	0	0	0		0	0	0	0		0	0	0	0	0	0

Bit(s)	Name	Description
31	c_comb_out_singen_ctl	Mux for uplink comb filter output to uDSP 0: Uplink comb filter data path output 1: Sine table output
30	c_baseband_singen_ctl	Mux for the uplink SRC output to interconnections. Reserved 0: Uplink SRC data path output 1: Sine table output
29:27	c_digmic_phase_sel_ch1_ctl	Selects 8 input phase latch Reserved
26:24	c_digmic_phase_sel_ch2_ctl	Selects 8 input phase latch Reserved
23	c_two_digital_mic_ctl	Turns on dual digital microphones mode Reserved 0: Turn off 1: Turn on

Bit(s)	Name	Description
22	ul_mode_3p25m_ch2_ctl	Turns on digital microphone for channel 2 The input mode is 3.25MHz sampling rate. Reserved. 0: Turn off 1: Turn on
21	ul_mode_3p25m_ch1_ctl	Turns on digital microphone for channel 1 The input mode is 3.25MHz sampling rate. Reserved. 0: Turn off 1: Turn on
20	ul_src_use_cic_out_ctl	Selects uplink CIC mode 0: PMIC output rate is 64k/96k/384k for normal/Hi-res uplink 1: PMIC output rate is 260k/130k/65k/others for ANC/CIC1 uplink
19:17	ul_voice_mode_ch1_ch2_ctl	Selects voice mode of channel 1 and channel 2 000b: 8kHz mode 001b: 16kHz mode 010b: 32kHz mode 011b: 48kHz mode 100b: HD96kHz mode 101b: HD192kHz mode 110b: HD48kHz mode
15:14	dmic_low_power_mode_ctl	Ch1/ch2 digital mic low power mode 0: Original mode 1: 1.625m 48k mode 2: 812.5k low power mode 3: 406.25k low power mode
13	dmic_48k_sel_ctl	Ch1/ch2 3.25m 48k support 0: 3.25m 32k/16k/8k 1: 3.25m 48k
12	ul_disable_hw_cg_ctl	Turns on to disable HW CG 0: Default 1: Disable HW CG
10	ul_iir_on_tmp_ctl	Turns on IIR DC removal filter 0: Turn off 1: Turn on
9:7	ul_iirmode_ctl	Selects stop band of IIR DC-removal filter 000b: 90Hz if 8kHz mode; 180Hz if 16kHz mode 001b: 160Hz if 8kHz mode; 320Hz if 16kHz mode 010b: 200Hz if 8kHz mode; 400Hz if 16kHz mode 011b: 320Hz if 8kHz mode; 640Hz if 16kHz mode 100b: 100Hz if 16kHz mode
5	digmic_3p25m_1p625m_sel_ctl	Digmic input mode 0: 325M mode 1: 1625M mode
4	agc_260k_sel_ch2_ctl	Replaces the original raw data with AGC computed one at 260kHz in channel 2 Reserved 0: Does not replace the original raw data 1: Replace the original raw data
3	agc_260k_sel_ch1_ctl	Replaces the original raw data with AGC computed one at 260kHz in channel 1 Reserved 0: Does not replace the original raw data 1: Replace the original raw data
2	ul_loop_back_mode_ctl	Uplink input is from the downlink output The 2nd-priority choice 0: De-select loopback mode

Bit(s)	Name	Description
1	ul_sdm_3_level_ctl	1: Select loopback mode from downlink SDM Selects SDM 3-level mode (digital MIC data path), first priority choice 0: De-select SDM 3-level mode
0	ul_src_on_tmp_ctl	1: Select SDM 3-level mode Turns on uplink SRC 0: Turn off 1: Turn on

11220118 AFE_ADDA_UL_SRC_CON1 AFE Uplink SRC Control Register 1 Part 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	c_sdm_reset_ctl	adithon_ctl	adithval_ctl		c_dac_en_ctl	c_mute_sw_ctl	asdm_src_sel_ctl		c_amp_div_ch2_ctl			c_freq_div_ch2_ctl				
Type	RW	RW	RW		RW	RW	RW		RW			RW				
Reset	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	c_sine_mode_ch2_ctl				c_amp_div_ch1_ctl			c_freq_div_ch1_ctl				c_sine_mode_ch1_ctl				
Type	RW				RW			RW				RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	c_sdm_reset_ctl	Software reset of FPGA SDM Reserved 0: No reset 1: Reset
30	adithon_ctl	Turns on dither in FPGA SDM Reserved 0: Turn off 1: Turn on
29:28	adithval_ctl	Sets up value of dither in FPGA SDM Reserved
27	c_dac_en_ctl	Mux for uplink comb filter output to uDSP 0: Uplink comb filter data path output 1: Sine table output
26	c_mute_sw_ctl	Mute switch (SGEN) 0: Turn on the sine wave output in this test mode 1: Mute the sine wave output
25	asdm_src_sel_ctl	DAC SDM Tri-angular generator testing path (TSGEN) 0: Normal path 1: Triangular tone
23:21	c_amp_div_ch2_ctl	Amplitude setting of channel 2 (SGEN) 000b: 1/128 full scale 001b: 1/64 full scale 010b: 1/32 full scale 011b: 1/16 full scale 100b: 1/8 full scale 101b: 1/4 full scale 110b: 1/2 full scale 111b: full scale
20:16	c_freq_div_ch2_ctl	Frequency setting of channel 2 1X ~ 15X for voice, 1X ~ 31X for audio.

Bit(s)	Name	Description
15:12	c_sine_mode_ch2_ctl	Frequency = Sampling rate/64*FREQ_DIV (SGEN) Selects input mode of sine table of channel 2 (SGEN) 0: 8k 1: 11.025k 2: 12k 3: 16k 4: 22.05k 5: 24k 6: 32k 7: 44.1k 8~15: 48k
11:9	c_amp_div_ch1_ctl	Amplitude setting of channel 1 (SGEN) 000b: 1/128 full scale 001b: 1/64 full scale 010b: 1/32 full scale 011b: 1/16 full scale 100b: 1/8 full scale 101b: 1/4 full scale 110b: 1/2 full scale 111b: Full scale
8:4	c_freq_div_ch1_ctl	Frequency setting of channel 1 1X ~ 15X for voice, 1X ~ 31X for audio. Frequency = sSampling rate/64*FREQ_DIV (SGEN)
3:0	c_sine_mode_ch1_ctl	Select the input mode of sine table of channel 1 (SGEN) 0: 8k 1: 11.025k 2: 12k 3: 16k 4: 22.05k 5: 24k 6: 32k 7: 44.1k 8~15: 48k

11220120 AFE_ADDA_T OP_CON0 **AFE Top Control Register 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	c_loop_back_mode_ctl															c_ext_ad_c_ctl
Type	RW															RW
Reset	0	0	0	0												0

Bit(s)	Name	Description
15:12	c_loop_back_mode_ctl	Built-in loop-back test mode 0: Normal path from analog input path 2: Built-in sine table for UL-I2S-FIFO input (1st priority) 1: DL-I2S-FIFO output to UL-I2S input (2nd priority) 4: Down-link input from built-in sine table

Bit(s)	Name	Description
0	c_ext_adc_ctl	I_03/I_04 souce from internal/external ADC 0: Internal adc output selection 1: External adc output selection

11220124 AFE_ADDA_UL_DL_CONO **Audio UL and DL Control Register 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		afe_ul_dl_cono_reserved														adda_afe_on	
Type		RW														RW	
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
14:1	afe_ul_dl_cono_reserved	Enables ADDA total (synced with 26M) 0: Disable ADDA interface 1: Enable ADDA interface
0	adda_afe_on	

1122012C AFE_ADDA_S_RC_DEBUG **AFE UL Debug Control** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				ul_slc_cnt_flag_reset_ctl		slt_cnt_thd_ctl										
Type				RW		RW										
Reset				0		0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				dl_slc_cnt_flag_reset_ctl		dl_slc_cnt_thd_ctl										
Type				RW		RW										
Reset				0		0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	ul_slc_cnt_flag_reset_ctl	Resets SLT_CNT_FLAG when SLT_CNT < SLT_CNT_THD 0: Does not reset slt_cnt_flag of UL 1: Reset slt_cnt_flag of UL
26:16	slt_cnt_thd_ctl	slt_cnt_thd threshold ul state machine slt_cnt threshold
12	dl_slc_cnt_flag_reset_ctl	Resets SLT_CNT_FLAG when SLT_CNT <

Bit(s)	Name	Description
11:0	dl_slc_cnt_thd_ctl	SLT_CNT_THD 0: Does not reset slt_cnt_flag of DL 1: Reset slt_cnt_flag of DL slt_cnt_thd threshold dl state machine slt_cnt threshold

11220130 AFE_ADDA_S RC_DEBUG_M ON0 **AFE Uplink SRC Monitor Register 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				slt_cnt_flag_ctl		slt_counter_ctl										
Type				RU		RU										
Reset				0		0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dl_slc_cnt_flag_ctl			dl_ini_sram_finish_ctl		dl_slc_counter_ctl										
Type	RU			RU		RU										
Reset	0			0		0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	slt_cnt_flag_ctl	
26:16	slt_counter_ctl	
15	dl_slc_cnt_flag_ctl	
12	dl_ini_sram_finish_ctl	
11:0	dl_slc_counter_ctl	

11220134 AFE_ADDA_S RC_DEBUG_M ON1 **AFE Downlink SRC Monitor Register 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				slt_cnt_flag_hires_ctl		slt_counter_hires_ctl										
Type				RU		RU										
Reset				0		0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													dlsatflag			
Type													RU			
Reset													0	0	0	0

Bit(s)	Name	Description
28	slt_cnt_flag_hires_ctl	

Bit(s)	Name	Description
26:16	slt_counter_hires_ctl	
3:0	dlsatflag	[3] pos_sat_ch1 [2] neg_sat_ch1 [1] pos_sat_ch2 [0] neg_sat_ch2

11220138 AFE_ADDA_N EWIF_CFGo AFE MTK ADDA NEWIF Control Register 0 03F87200

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dlsa tfla g_clr				up8x _rxif _clkinv _adc	up8x_rxif_fifo_rsp_adc			up8x_sync_word							
Type	RW				RW	RW			RW							
Reset	0				0	0	1	1	1	1	1	1	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	up8x_sync_word										up8x _if_hires_fm _t	up8x _if_loopback1			up8x _txif_clkinv	up8x _txif_sat_en
Type	RW										RW	RW			RW	RW
Reset	0	1	1	1	0	0	1	0			0	0			0	0

Bit(s)	Name	Description
31	dlsatflag_clr	0: Write 0 to enable SAT flag detection. 1: Write 1 to clear dlsatflag[3:0]
27	up8x_rxif_clkinv_adc	0: Does not invert 1: SCK inverts in ADC NEWIF (at top first latch circuit).
26:24	up8x_rxif_fifo_rsp_adc	NEWIF ADC FIFO read start point
23:8	up8x_sync_word	up8x interface sync word definition
5	up8x_if_hires_fmt	0: Original format [1 4 19] 1: Hires format [1 0 23]
4	up8x_if_loopback1	Tests ADDA loopback from up8x_txif (DAC) to up8x_rxif_adc (ADC) to check AP side up-sample/decimation filter. <i>Note:</i> 1. For DAC sample rate FS, only FS = 8K/12K can conduct the loopback test. When FS = 8K, the ADC sample rate is operating at 64kHz (ul_voice_mode_ch1_ctl = ul_voice_mode_ch2_ctl = 0/1/2). When FS = 12K, the ADC sample rate is operating at 96kHz (ul_voice_mode_ch1_ctl = ul_voice_mode_ch2_ctl = 3). 2. Because the bitwidth between DAC and ADC is not the same, the DAC gain function must be turned on (dl_2_gain_on_ctl_pre = 1) and the maximum dl_2_gain_ctl_pre should be constrained (for ul_voice_mode_ch1_ctl = ul_voice_mode_ch2_ctl = 0/1/2, the recommended maximum gain is 0xF625, for ul_voice_mode_ch1_ctl = ul_voice_mode_ch2_ctl = 3, the maximum gain is 0x3FFF), if you would like to receive the unsaturated sine wave. If you do not mind the saturated sine wave, be sure to set up up8x_txif_sat_en = 1 for wrapping around in the Rx domain. 0: No loopback (normal path) 1: Loopback test 1
1	up8x_txif_clkinv	Reserved

Bit(s) Name	Description
0 up8x_txif_sat_en	0: Does not invert 1: Invert 0: Not saturated ([1 4 19]) 1: Saturated ([1 4 19]--> [1 0 19])

1122013C AFE_ADDA_N EWIF_CFG1 **AFE MTK ADDA NEWIF Control Register 1** **03117180**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					up8x_rxif_adc_invalid_sync_check_round				up8x_rxif_adc_sync_check_round							up8x_rxif_adc_sync_search_table
Type					RW				RW							RW
Reset					0	0	1	1	0	0	0	1				1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	up8x_rxif_adc_sync_search_table				up8x_rxif_adc_voice_mode			up8x_rxif_adc_sync_cnt_table_adc								
Type	RW				RW			RW								
Reset	0	1	1	1	0	0		1	1	0	0	0	0	0	0	0

Bit(s) Name	Description	
27:24 up8x_rxif_adc_invalid_sync_check_round	up8x rxif: Invalid sync word after not consecutively searching for the same sync; will output fail flag at bit[31]	
23:20 up8x_rxif_adc_sync_check_round		up8x rxif: Valid sync word after consecutively searching for the same sync word successfully
16:12 up8x_rxif_adc_sync_search_table		up8x rxif: Time slot 2 (sync found window) calculated by 26MHz after passing time slot 1
11:10 up8x_rxif_adc_voice_mode		This value should be identical to ul_voice_mode_ch1_ctl(=ul_voice_mode_ch2_ctl) but can be set to 0 for user-defined value (up8x_rxif_adc_sync_cnt_table[8:0]) 0: Time slot 1 = up8x_rxif_adc_sync_cnt_table[8:0], time slot 2 = up8x_rxif_adc_sync_search_table[4:0] 1: Time slot 1 = 384, time slot 2 = 23 @ 64K interval 2: Time slot 1 = 384, time slot 2 = 23 @ 64K interval 3: Time slot 1 = 246, time slot 2 = 27 @ 96K interval
8:0 up8x_rxif_adc_sync_cnt_table_adc	up8x rxif: Time slot 1 (lower bound) between 2 valid sync word calculated by 26MHz	

11220140 AFE_ADDA_N EWIF_CFG2 **AFE MTK ADDA NEWIF Control Register 2** **03117180**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	anc_up8x_rxif_adc_voice_mode				anc_up8x_rxif_adc_invalid_sync_check_round				anc_up8x_rxif_adc_sync_check_round							anc_up8x_rxif_adc_sync_search_table
Type	RW				RW				RW							RW

Reset	0	0	0	0	0	0	1	1	0	0	0	1				1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	anc_up8x_rxif_adc_sync_search_table				anc_if_zd_mode	anc_up8x_rxif_adc_sync_cnt_table_adc										
Type	RW				RW	RW										
Reset	0	1	1	1	0	0	0	1	1	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:28	anc_up8x_rxif_adc_voice_mode	up8x rxif: Invalid sync word after not consecutively searching for the same sync; will output fail flag at bit[31] 0: Time slot 1 = up8x_rxif_adc_sync_cnt_table[8:0], time slot 2 = up8x_rxif_adc_sync_search_table[4:0] 1: Time slot 1 = 384, time slot 2 = 23 @ 64K interval 2: Time slot 1= 384, time slot 2 = 23 @ 64K interval 4: Time slot 1 = 49, time slot 2 = 24 @ 384K interval 5: Time slot 1 = 49, time slot 2 = 24 @ 384K interval 6: Time slot 1 = 49, time slot 2 = 24 @ 384K interval 8: Time slot1 = 78, time slot 2 = 24 @ 260K interval 9: Time slot 1 = 178, time slot 2 = 24 @ 130K interval 10: Time slot 1 = 378, time slot 2 = 24 @ 65K interval 11: Time slot 1 = 778, time slot 2 = 24 @ 32.5K interval 12: Time slot 1 =1578, time slot 2 = 24 @ 16.25K interval
27:24	anc_up8x_rxif_adc_invalid_sync_check_round	up8x rxif: Invalid sync word after not consecutively searching for the same sync; will output fail flag at bit[31]
23:20	anc_up8x_rxif_adc_sync_check_round	up8x rxif: Valid sync word after consecutively searching for the same sync word successfully
16:12	anc_up8x_rxif_adc_sync_search_table	up8x rxif: Time slot 2 (sync found window) calculated by 26MHz after passing time slot 1
11	anc_if_zd_mode	Sets up zero delay mode
10:0	anc_up8x_rxif_adc_sync_cnt_table_adc	up8x rxif: Time slot 1 (lower bound) between 2 valid sync word calculated by 26MHz

11220600 AFE_ADDA2 TOP_CON0 EVEREST HPANC control register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																io2i03_data_loss_status
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				0506_anc_data_select	0210_22_anc_data_select	hpanc_ioss_lear	anc_dl_data_fifo	anc_dl_fifo_en	ul_dn25_sel	adda2_anc_dl_input_mode			adda2_dl_src_on	anc_loopback_sine_c_h2	anc_loopback_sine_c_h1	anc_mt_kif_lock_ack1
Type				RW	RW	RW	RW	RW	RW	RW			RW	RW	RW	RW
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
16	io2io3_data_loss_status	io2, io3 data loss flag status
12	o506_anc_data_select	o506 select anc data
11	o21o22_anc_data_select	o21 o22 select anc data
10	hpanc_io2_loss_clear	Clears hp anc io2,3 data loss flag
9	anc_dl_dat_from_fifo	Selects anc dl data from FIFO
8	anc_dl_fifo_en	Enables anc dl FIFO
7	ul_dn25_sel	UL source from PMIC is down 25x
6:4	adda2_anc_dl_input_mode	Selects anc dl path data rate Default: 260k; others for debugging
3	adda2_dl_src_on	Enables anc dl path
2	anc_loop_back_sine_ch2	anc dl mtk tx source select sine tone
1	anc_loop_back_sine_ch1	anc dl mtk tx source select sine tone
0	anc_mtkif_loop_back1	anc dl mtk rx sdata select anc dl mtk tx out

11220260 AFE_ADDA_P REDIS_CON0 **AFE Pre-distortion Control Port 0 High Part** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pred is_o n_ch 1_ctl				predis_a2_ch1_ctl											
Type	RW				RW											
Reset	0				0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					predis_a3_ch1_ctl											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	predis_on_ch1_ctl	Down-link pre-distortion on for ch1
27:16	predis_a2_ch1_ctl	pre-distortion coefficient a2 for ch1
11:0	predis_a3_ch1_ctl	pre-distortion coefficient a3 for ch1

11220264 AFE_ADDA_P REDIS_CON1 **AFE Pre-distortion Control Port 1 High Part** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	pred is_o n_ch 2_ctl				predis_a2_ch2_ctl											
Type	RW				RW											
Reset	0				0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					predis_a3_ch2_ctl											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	predis_on_ch2_ctl	Down-link pre-distortion on for ch2
27:16	predis_a2_ch2_ctl	pre-distortion coefficient a2 for ch2
11:0	predis_a3_ch2_ctl	pre-distortion coefficient a3 for ch2

Bit(s) Name	Description
-------------	-------------

11220270 AFE_MRGIF_MON0 **AFE Merge Interface Monitor Register 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MRGIF_I2S_RCH_CNT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 MRGIF_I2S_RCH_CNT	Indicates PCM Rx FIFO is overflow

11220274 AFE_MRGIF_MON1 **AFE Merge Interface Monitor Register 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MRGIF_I2S_LCH_CNT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
15:0 MRGIF_I2S_LCH_CNT	Receive data's monitor counter of I2S's right channel When data 0 is recieved, this counter will be not increased.

11220278 AFE_MRGIF_MON2 **AFE Merge Interface Monitor Register 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															MRGI_F_PCM_RX_OVF	MRGI_F_PCM_RX_UNF
Type															RU	RU
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MRGIF_PCM_CNT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
17 MRGIF_PCM_RX_OVF	Indicates PCM Rx FIFO is underflow
16 MRGIF_PCM_RX_UNF	Receive data's monitor counter of PCM

Bit(s) Name	Description
15:0 MRGIF_PCM_CNT	When data 0 is received, this counter will be not increased. MRGIF_PCM_CNT

1122027C AFE I2S MO EVEREST FM Connsys Debug 00000000
N Signal

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				i2s_src				valid_check				i2s_in_ws				e_ws_neg
Type				RU				RU				RU				RU
Reset				0				0				0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				e_ws_pos				rev_cnt								sync_glitch
Type				RU				RU								RU
Reset				0				0	0	0	0	0				0

Bit(s) Name	Description
28 i2s_src	i2s src signal
24 valid_check	enable for check rev_cnt
20 i2s_in_ws	i2s_in_ws
16 e_ws_neg	e_ws_neg
12 e_ws_pos	e_ws_pos
8:4 rev_cnt	rev_cnt
0 sync_glitch	sync_glitch

112206C0 AFE ASRC4 ASRC4 Config 0 00000000
CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			CHSET1_C LR_I IR_H ISTO RY	CHSET1_I T1_I S_MO NO	CHSET1_O FS_SEL	CHSET1_I S_SEL	CHSET1_I T1_I IR_E N	CHSET1_IIR_ST AGE							CHSET1_TO_C LR_I IR_H ISTO RY	CHSET1_TO_I S_MO NO
Type			RW	RW	RW	RW	RW	RW							RW	RW
Reset			0	0	0	0	0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CHSET1_TO_I S_SEL	CHSET1_TO_I S_SEL	CHSET1_TO_I IR_E N	CHSET1_IIR_ST AGE							CHSET1_STR _CLR	CHSET1_ON	COEF F_SR AM_C TRL	ASM ON		
Type	RW	RW	RW	RW							RW	RU	RW	RW		
Reset	0	0	0	0	0	0	0	0			0	0	0	0	0	0

Bit(s) Name	Description
29 CHSET1_CLR_IIR_HISTORY	Set to 1 to clear the current IIR output history buffer for RX.
28 CHSET1_IS_MONO	This register will auto-clear once the histories are cleared.
27:26 CHSET1_OFS_SEL	Mono/Stereo selection register Selects output sample rate for RX Set to 01 for OFS fix value.

Bit(s)	Name	Description
25:24	CHSET1_IFS_SEL	Selects input sample rate for RX Set to 10 for frequency tracking mode.
23	CHSET1_IIR_EN	Enables anti-alias IIR filter for RX Set 1 to Turns on anti-alias IIR filter.
22:20	CHSET1_IIR_STAGE	Anti-alias IIR filter stage for RX Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported.
17	CHSET0_CLR_IIR_HISTORY	Set to 1 to clear current IIR output history buffer for TX. This register will auto-clear once the histories are cleared.
16	CHSET0_IS_MONO	Mono/Stereo selection register
15:14	CHSET0_OFS_SEL	Selects output sample rate for TX Set to 00 for OFS fix value.
13:12	CHSET0_IFS_SEL	Selects input sample rate selection for TX Set to 11 for period tracking mode.
11	CHSET0_IIR_EN	Enables anti-alias IIR filter for TX Set 1 to Turns on anti-alias IIR filter.
10:8	CHSET0_IIR_STAGE	Anti-alias IIR filter stage for TX Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported.
5:4	CHSET_STR_CLR	Each channel set clear signal Set bit 0 to 1 to clear the TX history. Set bit 1 to 1 to clear the RX history. Set bit 2 to 1 to clear the I2S history.
3:2	CHSET_ON	Indicates which channel set is on currently 01: TX 10: RX
1	COEFF_SRAM_CTRL	Controls coefficient SRAM access 0: Disable access 1: Enable access
0	ASM_ON	ASRC enabling signal Turn it on after all Configurations are set. 0: Disable ASRC 1: Enable ASRC

112206C4 AFE ASRC4
CON1

ASRC4 Config 1

00000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_o							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_o															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s)	Name	Description
23:0	ASM_FREQ_o	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for TX OFS.

112206C8 AFE ASRC4
CON2

ASRC4 Config 2

00400000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ASM_FREQ_1															
Type	RW															
Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 ASM_FREQ_1	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for RX OFS.

112206CC AFE ASRC4
CON3

ASRC4 Config 3

00400000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ASM_FREQ_2															
Type	RW															
Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 ASM_FREQ_2	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for RX IFS.

112206D0 AFE ASRC4
CON4

ASRC4 Config 4

00000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ASM_FREQ_3															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_3															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s) Name	Description
23:0 ASM_FREQ_3	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency.

Bit(s) Name	Description
Default is set for TX IFS.	

112206D4 AFE_ASRC4 ASRC4 Config 5 00000000
CON5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RESULT_SEL		
Type														RW		
Reset														0	0	0

Bit(s) Name	Description
2:0 RESULT_SEL	Selects output 000: ASRC output 001: Data input 010: CMPF output 011: HBF1 output 100: HBF2 output 101: HBF3 output 110: HBF4 output 111: Each IIR stage output in order

112206D8 AFE_ASRC4 ASRC4 Config 6 00010800
CON6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI_CYCLE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AUTORST_EN		FREQ_CALI_RUNNING	AUTO_TUNE_FREQ_REQ_EN	COMP_FREQ_REQ_EN		FREQ_CALI_SEL	FREQ_CALI_BP_DGL		FREQ_CALI_MAX_GWIDTH		AUTO_TUNE_FREQ_REQ2	FREQ_CALI_AUTORST_EN	CALI_USE_FREQ_OUT		CALI_EN
Type	RW		RU	RW	RW		RW	RW		RW		RW	RW	RW		RU
Reset	0		0	0	1		0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 FREQ_CALI_CYCLE	Frequency calibrating cycle register Defines how many input signal cycles the calibrator calibrates are in one round. This register is updated into calibrator once the calibrator enable [0] is turned on.
15 FREQ_CALI_AUTORST_EN	Enables period calibration auto-reset Priod calibration bigger than 0x734 or smaller than 0x738 will trigger ASRC reset.
13 FREQ_CALC_RUNNING	Shows if frequency calculation is running For one round running case, wait for this bit and the CALI_EN bit to become low before frequency result is ready.

Bit(s)	Name	Description
12	AUTO_TUNE_FREQ3	Enables asm_freq_3 auto update with the calibrator result once the calibrator completes one round 0: Disable auto update 1: Enable auto update
11	COMP_FREQ_RES_EN	Frequency compensation enabling register 0: Disable compensation 1: Enable compensation
9:8	FREQ_CALI_SEL	Calibrator input source selection register Before modifying this register, make sure the calibrator is turned off. 00: Use PCM SYNC word 01: Not connected 10: Not connected 11: Not connected
7	FREQ_CALI_BP_DGL	Bypasses deglitch circuit for calibrator input 0: No bypass 1: Bypass
6:4	FREQ_CALI_MAX_GWIDTH	Defines the maximum glitch width of the calibrator input signal Unit: Calibrator reference clock cycles
3	AUTO_TUNE_FREQ2	Enables asm_freq_2 auto update with the calibrator result once the calibrator completes one round 0: Disable auto update 1: Enable auto update
2	FREQ_CALI_AUTO_RESTART	Enables calibrator auto restart new calibration while one run is completed This value will be updated into calibrator once the enabling signal is turned on from off state. 0: Disable auto restart 1: Enable auto restart
1	CALI_USE_FREQ_OUT	Selects frequency or period calibration mode 0: Use period calibration result to update asm_freq_2. Use frequency calibration result to update asm_freq_3 1: Use frequency calibration result to update asm_freq_2. Use period calibration result to update asm_freq_3
0	CALI_EN	Enables frequency calibrator If auto restart is 0, this bit will be cleared while one calibration run is completed. If this bit is set to 0, wait until this bit becomes 0 to make the next run start safely. 0: Disable calibrator 1: Enable calibrator

112206DC AFE ASRC4
CON7

ASRC4 Config 7

00000659

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALC_DENOMINATOR							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALC_DENOMINATOR															
Type	RW															
Reset	0	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1

Bit(s)	Name	Description
--------	------	-------------

Bit(s) Name	Description
23:0 <u>FREQ_CALC_DENOMINATOR</u>	Determines the denominator for performing period-to-frequency calibration result translation

112206E0 AFE_ASRC4_CON8 ASRC4 Config 8 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									PRD_CALI_RESULT_RECORD							
Type									RU							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PRD_CALI_RESULT_RECORD															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 <u>PRD_CALI_RESULT_RECORD</u>	Period calibration result Records the calibration result of the previous round. Writing any value to this register will clear the result.

112206E4 AFE_ASRC4_CON9 ASRC4 Config 9 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALI_RESULT							
Type									RU							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_RESULT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 <u>FREQ_CALI_RESULT</u>	Frequency calibrator result Records the calibration result of previous round. This value is got from the quotient of (FREQ_CALC_DENOMINATOR/PRD_CALI_RESULT) in 1.23 format.

112206E8 AFE_ASRC4_CON10 ASRC4 Config 10 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									COEFF_SRAM_DATA							
Type									RU							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COEFF_SRAM_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 COEFF_SRAM_DATA	Read/Write data port of coefficient SRAM Read data have one cycle delay. The coefficients are filled stage by stage: each stage has 6 coefficients. For the 2nd-order IIR filter with transfer function of one stage as: $(2^{\text{shift}}) * a_0 + (2^{\text{shift}}) * a_1 * Z^{-1} + (2^{\text{shift}}) * a_2 * Z^{-2} / 1 + (2^{\text{shift}}) * b_1 * Z^{-1} + (2^{\text{shift}}) * b_2 * Z^{-2}$ The coefficient should be filled as (from low address to high address) a2 a1 a0 -b1 -b2 shift

112206EC AFE ASRC4 ASRC4 Config 11 00000000
CON11

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										COEFF_SRAM_ADR						
Type										RW						
Reset										0	0	0	0	0	0	0

Bit(s) Name	Description
6:0 COEFF_SRAM_ADR	Determines the rd/wr address of IIR coefficient SRAM Read/Write COEFF_SRAM_DATA will make this register increase by 1.

112206Fo AFE ASRC4 ASRC4 Config 12 00000000
CON12

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									RING1_PA_LSE_READ_REC	RING1_PA_LSE_WRITE_REC	RING1_READ_PTR_PHASE	RING1_WRITE_PTR_PHASE	RING1_READ_PTR			
Type									RU	RU	RU	RU	RU			
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RING1_WRITE_PTR				RING0_PA_LSE_READ_REC	RING0_PA_LSE_WRITE_REC	RING0_READ_PTR_PHASE	RING0_WRITE_PTR_PHASE	RING0_READ_PTR				RING0_WRITE_PTR			
Type	RU				RU	RU	RU	RU	RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23 RING1_PA_LSE_READ_REC	
22 RING1_PA_LSE_WRITE_REC	
21 RING1_READ_PTR_PHASE	

Bit(s)	Name	Description
20	RING1_WRITE_PTR_PHASE	
19:16	RING1_READ_PTR	
15:12	RING1_WRITE_PTR	
11	RING0_PULSE_READ_RECORD	
10	RING0_PULSE_WRITE_RECORD	
9	RING0_READ_PTR_PHASE	
8	RING0_WRITE_PTR_PHASE	
7:4	RING0_READ_PTR	
3:0	RING0_WRITE_PTR	

112206F4 AFE ASRC4 ASRC4 Config 13 00001B00
CON13

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALI_AUTORST_TH_HIGH							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AUTORST_TH_HIGH															
Type	RW															
Reset	0	0	0	1	1	0	1	1	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	FREQ_CALI_AUTORST_TH_HIGH	High period calibration threshold to trigger autoreset Need to enable ox718[15].

112206F8 AFE ASRC4 ASRC4 Config 14 00001800
CON14

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALI_AUTORST_TH_LOW							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AUTORST_TH_LOW															
Type	RW															
Reset	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	FREQ_CALI_AUTORST_TH_LOW	Low period calibration threshold to trigger autoreset Need to enable ox718[15].

11220700 AFE ASRC2 ASRC2 Config 0 00000000
CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			CHSE T1_C LR_I IR_H	CHSE T1_I S_MO NO	CHSE T1_O FS_SEL	CHSET1_IF S_SEL	CHSE T1_I IR_E N	CHSET1_IIR_ST AGE							CHSE To_C LR_I IR_H	CHSE To_I S_MO NO

			ISTO RY												ISTO RY		
Type			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	
Reset			0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	CHSETo_OF S_SEL		CHSETo_IF S_SEL		CHSE To_I IR_E N	CHSETo_IIR_ST AGE						CHSET_STR _CLR		CHSET_ON		COEF F_SR AM_C TRL	ASM ON
Type	RW		RW		RW	RW						RW		RU		RW	RW
Reset	0	0	0	0	0	0	0	0			0	0	0	0	0	0	

Bit(s)	Name	Description
29	CHSET1_CLR_IIR_HISTORY	Set to 1 to clear the current IIR output history buffer for RX. This register will auto-clear once the histories are cleared.
28	CHSET1_IS_MONO	Mono/Stereo selection register
27:26	CHSET1_OFS_SEL	Selects output sample rate for RX. Set to 01 for OFS fix value.
25:24	CHSET1_IFS_SEL	Selects input sample rate for RX. Set to 10 for frequency tracking mode.
23	CHSET1_IIR_EN	Enables anti-alias IIR filter for RX. Set 1 to Turns on anti-alias IIR filter.
22:20	CHSET1_IIR_STAGE	Anti-alias IIR filter stage for RX. Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported.
17	CHSETo_CLR_IIR_HISTORY	Set to 1 to clear current IIR output history buffer for TX. This register will auto-clear once the histories are cleared.
16	CHSETo_IS_MONO	Mono/Stereo selection register
15:14	CHSETo_OFS_SEL	Selects output sample rate for TX. Set to 00 for OFS fix value.
13:12	CHSETo_IFS_SEL	Selects input sample rate selection for TX. Set to 11 for period tracking mode.
11	CHSETo_IIR_EN	Enables anti-alias IIR filter for TX. Set 1 to Turns on anti-alias IIR filter.
10:8	CHSETo_IIR_STAGE	Anti-alias IIR filter stage for TX. Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported.
5:4	CHSET_STR_CLR	Each channel set clear signal. Set bit 0 to 1 to clear the TX history. Set bit 1 to 1 to clear the RX history. Set bit 2 to 1 to clear the I2S history.
3:2	CHSET_ON	Indicates which channel set is on currently. 01 means TX. 10 means RX.
1	COEFF_SRAM_CTRL	Controls coefficient SRAM access 0: Disable access 1: Enable access
0	ASM_ON	ASRC enabling signal. Turn it on after all Configurations are set. 0: Disable ASRC 1: Enable ASRC

11220704 AFE ASRC2
CON1

ASRC2 Config 1

0000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name									ASM_FREQ_0							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_0															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s) Name	Description
23:0 ASM_FREQ_0	Frequency palette. The frequency palette for each channel set to define its input frequency and output frequency. Default is set for TX OFS.

11220708 AFE ASRC2 **ASRC2 Config 2** **00400000**
CON2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_1							
Type									RW							
Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 ASM_FREQ_1	Frequency palette. The frequency palette for each channel set to define its input frequency and output frequency. Default is set for RX OFS.

1122070C AFE ASRC2 **ASRC2 Config 3** **00400000**
CON3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_2							
Type									RW							
Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 ASM_FREQ_2	Frequency palette. The frequency palette for each channel set to define its input frequency and output frequency. Default is set for RX IFS.

11220710 AFE_ASRC2
CON4

ASRC2 Config 4

00000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ASM_FREQ_3															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_3															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s) Name	Description
23:0 ASM_FREQ_3	Frequency palette. The frequency palette for each channel set to define its input frequency and output frequency. Default is set for TX IFS.

11220714 AFE_ASRC2
CON5

ASRC2 Config 5

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RESULT_SEL		
Type														RW		
Reset														0	0	0

Bit(s) Name	Description
2:0 RESULT_SEL	Output selection 000: ASRC output 001: Data input 010: CMPF output 011: HBF1 output 100: HBF2 output 101: HBF3 output 110: HBF4 output 111: Each IIR stage output in order

11220718 AFE_ASRC2
CON6

ASRC2 Config 6

00010800

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI_CYCLE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AU_TORS		FREQ_CALI_C_RU_NNIN	AUTO_TUNE_FR EQ3	COMP_FREQ_RE_S_EN		FREQ_CALI_SEL	FREQ_CALI_BP_DGL		FREQ_CALI_MAX_GWIDTH		AUTO_TUNE_FR EQ2	FREQ_CALI_AU_TO_RQ	CALI_USE_FRE_OU		CALI_EN

	T_EN		G										ESTA RT	T	
Type	RW		RU	RW	RW			RW	RW		RW		RW	RW	RU
Reset	0		0	0	1			0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	FREQ_CALI_CYCLE	Frequency calibrating cycle register. Defines how many input signal cycles the calibrator calibrates are in one round. This register is updated into calibrator once the calibrator enable [0] is turned on.
15	FREQ_CALI_AUTORST_EN	Period calibration auto-reset enable. Period calibration larger than 0x734 or smaller than 0x738 will trigger ASRC reset.
13	FREQ_CALC_RUNNING	Shows if frequency calculation is running. For one round running case, wait for this bit and the CALI_EN bit to become low before frequency result is ready.
12	AUTO_TUNE_FREQ3	Enables asm_freq_3 auto update with the calibrator result once the calibrator completes one round. 0: Disable auto update 1: Enable auto update
11	COMP_FREQ_RES_EN	Frequency compensation enabling register. 0: Disable compensation 1: Enable compensation
9:8	FREQ_CALI_SEL	Calibrator input source selection register. Before modifying this register, make sure the calibrator is turned off. 00: Use PCM SYNC word 01: Not connected 10: Not connected 11: Not connected
7	FREQ_CALI_BP_DGL	Bypass the deglitch circuit for calibrator input. 0: No bypass 1: Bypass
6:4	FREQ_CALI_MAX_GWIDTH	Defines the maximum glitch width of the calibrator input signal. Unit: Calibrator reference clock cycles.
3	AUTO_TUNE_FREQ2	Enables asm_freq_2 auto update with the calibrator result once the calibrator completes one round. 0: Disable auto update 1: Enable auto update
2	FREQ_CALI_AUTO_RESTART	Enables calibrator auto restart new calibration while one run is completed. This value will be updated into calibrator once the enabling signal is turned on from off state. 0: Disable auto restart 1: Enable auto restart
1	CALI_USE_FREQ_OUT	Selects frequency or period calibration mode 0: Use period calibration result to update asm_freq_2. Use frequency calibration result to update asm_freq_3 1: Use frequency calibration result to update asm_freq_2. Use period calibration result to update asm_freq_3
0	CALI_EN	Enable frequency calibrator. If auto restart is 0, this bit will be cleared while one calibration run is completed. If this bit is set to 0, wait until this bit becomes 0 to make the next run start safely. 0: Disable calibrator 1: Enable calibrator

1122071C AFE ASRC2
CON7

ASRC2 Config 7

00000659

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALC_DENOMINATOR															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALC_DENOMINATOR															
Type	RW															
Reset	0	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1

Bit(s) Name	Description
23:0 FREQ_CALC_DENOMINATOR	Determines the denominator for performing period-to-frequency calibration result translation.

11220720 AFE ASRC2
CON8

ASRC2 Config 8

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PRD_CALI_RESULT_RECORD															
Type	RU															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PRD_CALI_RESULT_RECORD															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 PRD_CALI_RESULT_RECORD	Period calibration result. Records the calibration result of the previous round. Writing any value to this register will clear the result.

11220724 AFE ASRC2
CON9

ASRC2 Config 9

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI_RESULT															
Type	RU															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_RESULT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 FREQ_CALI_RESULT	Frequency calibrator result. Records the calibration result of previous round. This value is got from the quotient of (FREQ_CALC_DENOMINATOR / PRD_CALI_RESULT) in 1.23 format.

11220728 AFE_ASRC2
CON10

ASRC2 Config 10

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	COEFF_SRAM_DATA															
Type	RU															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COEFF_SRAM_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 COEFF_SRAM_DATA	<p>Read/Write data port of coefficient SRAM. Read data have one cycle delay. The coefficients are filled stage by stage: each stage has 6 coefficients. For the 2nd-order IIR filter with transfer function of one stage as: $(2^{\text{shift}}) \cdot a_0 + (2^{\text{shift}}) \cdot a_1 \cdot Z^{-1} + (2^{\text{shift}}) \cdot a_2 \cdot Z^{-2} / 1 + (2^{\text{shift}}) \cdot b_1 \cdot Z^{-1} + (2^{\text{shift}}) \cdot b_2 \cdot Z^{-2}$ The coefficient should be filled as (from low address to high address) a2 a1 a0 -b1 -b2 shift</p>

1122072C AFE_ASRC2
CON11

ASRC2 Config 11

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COEFF_SRAM_ADR															
Type	RW															
Reset									0	0	0	0	0	0	0	0

Bit(s) Name	Description
6:0 COEFF_SRAM_ADR	<p>Determines the rd/wr address of IIR coefficient SRAM. Read/Write COEFF_SRAM_DATA will make this register increase by 1.</p>

11220730 AFE_ASRC2
CON12

ASRC2 Config 12

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									RING1_PA_LSE_READ_REC ORD	RING1_PA_LSE_WRITE_REC CORD	RING1_RE_AD_PTR_P HASE	RING1_WR_PTR_P PHASE	RING1_READ_PTR			
Type									RU	RU	RU	RU	RU			
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	RING1_WRITE_PTR				RINGo_PA LSE_READ RECORD	RINGo_PA LSE_WRITE RECORD	RINGo_RE AD_PTR TR_P HASE	RINGo_WR ITE_PTR PHAS E	RINGo_READ_PTR				RINGo_WRITE_PTR			
Type	RU				RU	RU	RU	RU	RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23	RING1_PALSE_READ_RECORD	
22	RING1_PALSE_WRITE_RECORD	
21	RING1_READ_PTR_PHASE	
20	RING1_WRITE_PTR_PHASE	
19:16	RING1_READ_PTR	
15:12	RING1_WRITE_PTR	
11	RINGo_PALSE_READ_RECORD	
10	RINGo_PALSE_WRITE_RECORD	
9	RINGo_READ_PTR_PHASE	
8	RINGo_WRITE_PTR_PHASE	
7:4	RINGo_READ_PTR	
3:0	RINGo_WRITE_PTR	

11220734 AFE ASRC2 **ASRC2 Config 13** **00001B00**
CON13

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI_AUTORST_TH_HIGH															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AUTORST_TH_HIGH															
Type	RW															
Reset	0	0	0	1	1	0	1	1	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	FREQ_CALI_AUTORST_TH_HIGH	High period calibration threshold to trigger autoreset Enable ox718[15].

11220738 AFE ASRC2 **ASRC2 Config 14** **00001800**
CON14

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI_AUTORST_TH_LOW															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AUTORST_TH_LOW															
Type	RW															
Reset	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	FREQ_CALI_AUTORST_TH_LOW	Low period calibration threshold to trigger

Bit(s) Name	Description
	autoreset Enable 0x718[15].

11220740 AFE ASRC3 ASRC3 Config 0 00000000
CON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			CHSET1_CLR_IIR_HISTORY	CHSET1_IS_MONO	CHSET1_OFS_SEL		CHSET1_IFS_SEL		CHSET1_IIR_EN	CHSET1_IIR_STAGE					CHSET1_CLR_IIR_HISTORY	CHSET1_IS_MONO
Type			RW	RW	RW		RW		RW	RW					RW	RW
Reset			0	0	0	0	0	0	0	0	0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CHSET0_OFS_SEL		CHSET0_IFS_SEL		CHSET0_IIR_EN	CHSET0_IIR_STAGE					CHSET_STR_CLR		CHSET_ON		COEF_FSR_AM_CTRL	ASM_ON
Type	RW		RW		RW	RW					RW		RU		RW	RW
Reset	0	0	0	0	0	0	0	0			0	0	0	0	0	0

Bit(s) Name	Description
29 CHSET1_CLR_IIR_HISTORY	Set to 1 to clear the current IIR output history buffer for RX This register will auto-clear once the histories are cleared.
28 CHSET1_IS_MONO	Mono/Stereo selection register
27:26 CHSET1_OFS_SEL	Selects output sample rate for RX Set to 01 for OFS fix value.
25:24 CHSET1_IFS_SEL	Selects input sample rate for RX Set to 10 for frequency tracking mode.
23 CHSET1_IIR_EN	Enables anti-alias IIR filter for RX Set 1 to Turns on anti-alias IIR filter.
22:20 CHSET1_IIR_STAGE	Anti-alias IIR filter stage for RX Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported.
17 CHSET0_CLR_IIR_HISTORY	Set to 1 to clear current IIR output history buffer for TX. This register will auto-clear once the histories are cleared.
16 CHSET0_IS_MONO	Mono/Stereo selection register
15:14 CHSET0_OFS_SEL	Selects output sample rate for TX Set to 00 for OFS fix value.
13:12 CHSET0_IFS_SEL	Selects input sample rate selection for TX Set to 11 for period tracking mode.
11 CHSET0_IIR_EN	Enables anti-alias IIR filter for TX Set 1 to Turns on anti-alias IIR filter.
10:8 CHSET0_IIR_STAGE	Anti-alias IIR filter stage for TX Defines how many 2-order IIR stages are cascaded for the anti-alias filter. This value should be "real stage amount" minus 1, which means up to 8 stages and 16 orders are supported.
5:4 CHSET_STR_CLR	Each channel set clear signal Set bit 0 to 1 to clear the TX history. Set bit 1 to 1 to clear the RX history. Set bit 2 to 1 to clear the I2S history.
3:2 CHSET_ON	Indicates which channel set is on currently 01: TX 10: RX

Bit(s)	Name	Description
1	COEFF_SRAM_CTRL	Controls coefficient SRAM access 0: Disable access 1: Enable access
0	ASM_ON	ASRC enabling signal Turn it on after all Configurations are set. 0: Disable ASRC 1: Enable ASRC

11220744 AFE ASRC3 CON1 ASRC3 Config 1 00000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_0							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_0															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s)	Name	Description
23:0	ASM_FREQ_0	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for TX OFS.

11220748 AFE ASRC3 CON2 ASRC3 Config 2 00400000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_1							
Type									RW							
Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	ASM_FREQ_1	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for RX OFS.

1122074C AFE ASRC3 CON3 ASRC3 Config 3 00400000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_2							
Type									RW							

Reset									0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 ASM_FREQ_2	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for RX IFS.

11220750 AFE ASRC3 CON4 ASRC3 Config 4 00000CB2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									ASM_FREQ_3							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ASM_FREQ_3															
Type	RW															
Reset	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1	0

Bit(s) Name	Description
23:0 ASM_FREQ_3	Frequency palette The frequency palette for each channel set to define its input frequency and output frequency. Default is set for TX IFS.

11220754 AFE ASRC3 CON5 ASRC3 Config 5 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RESULT_SEL		
Type														RW		
Reset														0	0	0

Bit(s) Name	Description
2:0 RESULT_SEL	Selects output 000: ASRC output 001: Data input 010: CMPF output 011: HBF1 output 100: HBF2 output 101: HBF3 output 110: HBF4 output

Bit(s) Name	Description
	111: Each IIR stage output in order

11220758 AFE_ASRC3 ASRC3 Config 6 00010800
CON6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI_CYCLE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AUTORST_EN		FREQ_CALC_RUNNING	AUTO_TUNE_FREQ3	COMP_FREQ_RES_EN		FREQ_CALI_SEL		FREQ_CALI_BP_DGL	FREQ_CALI_MAX_GWIDTH		AUTO_TUNE_FREQ2	FREQ_CALI_AUTO_RESTART	CALI_USE_FREQ_OUT	CALI_EN	
Type	RW		RU	RW	RW		RW		RW	RW		RW	RW	RW	RW	RU
Reset	0		0	0	1		0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 FREQ_CALI_CYCLE	Frequency calibrating cycle register Defines how many input signal cycles the calibrator calibrates are in one round. This register is updated into calibrator once the calibrator enable [0] is turned on.
15 FREQ_CALI_AUTORST_EN	Enables period calibration auto-reset Period calibration bigger than 0x774 or smaller than 0x778 will trigger ASRC reset.
13 FREQ_CALC_RUNNING	Shows if frequency calculation is running For one round running case, wait for this bit and the CALI_EN bit to become low before frequency result is ready.
12 AUTO_TUNE_FREQ3	Enables asm_freq_3 auto update with the calibrator result once the calibrator completes one round 0: Disable auto update 1: Enable auto update
11 COMP_FREQ_RES_EN	Frequency compensation enabling register 0: Disable compensation 1: Enable compensation
9:8 FREQ_CALI_SEL	Calibrator input source selection register Before modifying this register, make sure the calibrator is turned off. 00: Use PCM SYNC word 01: Not connected 10: Not connected 11: Not connected
7 FREQ_CALI_BP_DGL	Bypasses deglitch circuit for calibrator input 0: No bypass 1: Bypass
6:4 FREQ_CALI_MAX_GWIDTH	Defines the maximum glitch width of the calibrator input signal Unit: Calibrator reference clock cycles
3 AUTO_TUNE_FREQ2	Enables asm_freq_2 auto update with the calibrator result once the calibrator completes one round 0: Disable auto update 1: Enable auto update
2 FREQ_CALI_AUTO_RESTART	Enables calibrator auto restart new calibration while one run is completed

Bit(s)	Name	Description
1	CALI_USE_FREQ_OUT	This value will be updated into calibrator once the enabling signal is turned on from off state. 0: Disable auto restart 1: Enable auto restart Selects frequency or period calibration mode 0: Use period calibration result to update asm_freq_2. Use frequency calibration result to update asm_freq_3 1: Use frequency calibration result to update asm_freq_2. Use period calibration result to update asm_freq_3
0	CALI_EN	Enables frequency calibrator If auto restart is 0, this bit will be cleared while one calibration run is completed. If this bit is set to 0, wait until this bit becomes 0 to make the next run start safely. 0: Disable calibrator 1: Enable calibrator

1122075C AFE ASRC3 ASRC3 Config 7 00000659
CON7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALC_DENOMINATOR															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALC_DENOMINATOR															
Type	RW															
Reset	0	0	0	0	0	1	1	0	0	1	0	1	1	0	0	1

Bit(s)	Name	Description
23:0	FREQ_CALC_DENOMINATOR	Determines the denominator for performing period-to-frequency calibration result translation

11220760 AFE ASRC3 ASRC3 Config 8 00000000
CON8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PRD_CALI_RESULT_RECORD															
Type	RU															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PRD_CALI_RESULT_RECORD															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	PRD_CALI_RESULT_RECORD	Period calibration result Records the calibration result of the previous round. Writing any value to this register will clear the result.

11220764 AFE ASRC3 ASRC3 Config 9 00000000

CON9

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALI_RESULT							
Type									RU							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_RESULT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 FREQ_CALI_RESULT	Frequency calibrator result Records the calibration result of previous round. This value is got from the quotient of (FREQ_CALC_DENOMINATOR / PRD_CALI_RESULT) in 1.23 format.

11220768 AFE ASRC3 ASRC3 Config 10 00000000
CON10

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									COEFF_SRAM_DATA							
Type									RU							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	COEFF_SRAM_DATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 COEFF_SRAM_DATA	Read/Write data port of coefficient SRAM Read data have one cycle delay. The coefficients are filled stage by stage: each stage has 6 coefficients. For the 2nd-order IIR filter with transfer function of one stage as: $(2^{\text{shift}}*a_0 + (2^{\text{shift}}*a_1*Z^{-1} + (2^{\text{shift}}*a_2*Z^{-2}/1 + (2^{\text{shift}}*b_1*Z^{-1} + (2^{\text{shift}}*b_2*Z^{-2}))$ The coefficient should be filled as (from low address to high address) a2 a1 a0 -b1 -b2 shift

1122076C AFE ASRC3 ASRC3 Config 11 00000000
CON11

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											COEFF_SRAM_ADR					
Type											RW					
Reset											0	0	0	0	0	0

Bit(s)	Name	Description
6:0	COEFF_SRAM_ADR	Determines the rd/wr address of IIR coefficient SRAM Read/Write COEFF_SRAM_DATA will make this register increase by 1.

11220770 AFE ASRC3 ASRC3 Config 12 00000000
CON12

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									RING1_PALSE_READ_RECORD	RING1_PALSE_WRITE_RECORD	RING1_READ_PTR_PHASE	RING1_WRITE_PTR_PHASE	RING1_READ_PTR			
Type									RU	RU	RU	RU	RU			
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RING1_WRITE_PTR				RING0_PALSE_READ_RECORD	RING0_PALSE_WRITE_RECORD	RING0_READ_PTR_PHASE	RING0_WRITE_PTR_PHASE	RING0_READ_PTR				RING0_WRITE_PTR			
Type	RU				RU	RU	RU	RU	RU				RU			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23	RING1_PALSE_READ_RECORD	
22	RING1_PALSE_WRITE_RECORD	
21	RING1_READ_PTR_PHASE	
20	RING1_WRITE_PTR_PHASE	
19:16	RING1_READ_PTR	
15:12	RING1_WRITE_PTR	
11	RING0_PALSE_READ_RECORD	
10	RING0_PALSE_WRITE_RECORD	
9	RING0_READ_PTR_PHASE	
8	RING0_WRITE_PTR_PHASE	
7:4	RING0_READ_PTR	
3:0	RING0_WRITE_PTR	

11220774 AFE ASRC3 ASRC2 Config 13 00001B00
CON13

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									FREQ_CALI_AUTORST_TH_HIGH							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AUTORST_TH_HIGH															
Type	RW															
Reset	0	0	0	1	1	0	1	1	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
23:0	FREQ_CALI_AUTORST_TH_HIGH	High period calibration threshold to trigger

Bit(s) Name	Description
	autoreset Enable 0x758[15].

11220778 AFE ASRC3 ASRC2 Config 14 00001800
CON14

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FREQ_CALI_AUTORST_TH_LOW															
Type	RW															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FREQ_CALI_AUTORST_TH_LOW															
Type	RW															
Reset	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
23:0 FREQ_CALI_AUTORST_TH_LOW	Low period calibration threshold to trigger autoreset Enable 0x758[15].

112205A0 CLK AUDDIV Audio Clock Selection Register 0 770000FF
0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	apll2_ck_div0				apll1_ck_div0				apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll2_di	apll1_di
Type	RW				RW				RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	1	1	1	0	1	1	1	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll12_d	apll2_di	apll1_di
Type				RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset				0	0	0	0	0	1	1	1	1	1	1	1	1

Bit(s) Name	Description
31:28 apll2_ck_div0	Divider setting of f_faud_engen2_ck, n = [2:0] f_faud_engen2_ck = Clock source*[1/(n+1)]
27:24 apll1_ck_div0	Divider setting of f_faud_engen1_ck, n = [2:0] f_faud_engen1_ck = Clock source*[1/(n+1)]
23 apll12_divb_inv	Inverts f_faud_i2s_bck clock phase 1: Enable phase inversion
22 apll12_div4_inv	Inverts f_faud_i2s4_mck clock phase 1: Enable phase inversion
21 apll12_div3_inv	Inverts f_faud_i2s3_mck clock phase 1: Enable phase inversion
20 apll12_div2_inv	Inverts f_faud_i2s2_mck clock phase 1: Enable phase inversion
19 apll12_div1_inv	Inverts f_faud_i2s1_mck clock phase 1: Enable phase inversion
18 apll12_div0_inv	Inverts f_faud_i2s0_mck clock phase

Bit(s)	Name	Description
17	apll2_divo_inv	1: Enable phase inversion Inverts f_faud_engen2_ck clock phase
16	apll1_divo_inv	1: Enable phase inversion Inverts f_faud_engen1_ck clock phase
12	apll_i2s4_mck_sel	1: Enable phase inversion Selects hf_faud_i2s4_mck clock mux 0: From hf_faud_1_ck 1: From hf_faud_2_ck
11	apll_i2s3_mck_sel	Selects hf_faud_i2s3_mck clock mux 0: From hf_faud_1_ck 1: From hf_faud_2_ck
10	apll_i2s2_mck_sel	Selects hf_faud_i2s2_mck clock mux 0: From hf_faud_1_ck 1: From hf_faud_2_ck
9	apll_i2s1_mck_sel	Selects hf_faud_i2s1_mck clock mux 0: From hf_faud_1_ck 1: From hf_faud_2_ck
8	apll_i2s0_mck_sel	Selects hf_faud_i2s0_mck clock mux 0: From hf_faud_1_ck 1: From hf_faud_2_ck
7	apll12_divb_pdn	Powers down apll12_divb divider 1: Enable power-down
6	apll12_div4_pdn	Powers down apll12_div4 divider 1: Enable power-down
5	apll12_div3_pdn	Powers down apll12_div3 divider 1: Enable power-down
4	apll12_div2_pdn	Powers down apll12_div2 divider 1: Enable power-down
3	apll12_div1_pdn	Powers down apll12_div1 divider 1: Enable power-down
2	apll12_divo_pdn	Powers down apll12_divo divider 1: Enable power-down
1	apll2_divo_pdn	Powers down apll2_divo divider 1: Enable power-down
0	apll1_divo_pdn	Powers down apll1_divo divider 1: Enable power-down

112205A4 CLK_AUDDIV

Audio Clock Selection Register 1

07070707

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	apll12_ck_div3								apll12_ck_div2							
Type	RW								RW							
Reset	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	apll12_ck_div1								apll12_ck_divo							
Type	RW								RW							
Reset	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1

Bit(s)	Name	Description
31:24	apll12_ck_div3	Divider setting of f_faud_i2s3_mck, n = [6:0] f_faud_i2s3_mck = Clock source*[1/(n+1)]
23:16	apll12_ck_div2	Divider setting of f_faud_i2s2_mck, n = [6:0] f_faud_i2s2_mck = Clock source*[1/(n+1)]
15:8	apll12_ck_div1	Divider setting of f_faud_i2s1_mck, n = [6:0]

Bit(s)	Name	Description
7:0	apll12_ck_divo	f_faud_i2s1_mck = Clock source*[1/(n+1)] Divider setting of f_faud_i2s0_mck, n = [6:0] f_faud_i2s0_mck = Clock source*[1/(n+1)]

112205A8 CLK_AUDDIV **Audio Clock Selection Register 2** **00000707**
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	apll12_ck_divb							apll12_ck_div4								
Type	RW							RW								
Reset	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1

Bit(s)	Name	Description
31:16	Reserved	Reserved
15:8	apll12_ck_divb	Divider setting of f_faud_i2s_bck, n = [6:0] f_faud_i2s_bck = Clock source*[1/(n+1)]
7:0	apll12_ck_div4	Divider setting of f_faud_i2s4_mck, n = [6:0] f_faud_i2s4_mck = Clock source*[1/(n+1)]

112205AC CLK_AUDDIV **Audio Clock Selection Register 3** **00000000**
3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	Reserved	Reserved

11220150 AFE_DMA_CT **AFE DMA Selection Register** **00000000**
L

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						AFE_DMA_SEL	AFE_DMA_SIZE									AFE_DMA_ON
Type						RW	RW									RW
Reset						0	0	0								0

Bit(s)	Name	Description
10	AFE_DMA_SEL	0: DL1 1: DL2
9:8	AFE_DMA_SIZE	0: 8x4 bytes 1: 16x4 bytes 2: 32x4 bytes 3: 64x4 bytes
0	AFE_DMA_ON	0: Off 1: On

11220154 AFE_DMA_MO **AFE DMA Monitor 0 Register** **00000001**
No

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REQ_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ACK_CNT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
31:16	REQ_CNT	
15:0	ACK_CNT	

11220158 AFE_DMA_MO **AFE DMA Monitor 1 Register** **00000000**
N1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_DMA_WPTR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_DL_CUR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	AFE_DMA_WPTR	
15:0	AFE_DL_CUR	

112203E0 AFE_IRQ7_M **AFE IRQ7 MCU Count Monitor** **00000000**
CU CNT MON **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																AFE_IRQ7_CNT_MON
Type																RU
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	AFE_IRQ7_CNT_MON															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
17:0 AFE_IRQ7_CNT_MON	Monitors the counter value for IRQ7 according to IRQ7_MODE The IRQ7 counter in AFE will count down from AFE_IRQ_MCU_CNT7.

112203E4 AFE_IRQ_MCU_CNT3 AFE IRQ3 MCU Counter Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															AFE_IRQ_MCU_CNT3	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ_MCU_CNT3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
17:0 AFE_IRQ_MCU_CNT3	Sets up the counter value for IRQ1 according to IRQ1_MODE The IRQ3 counter in AFE will count down from AFE_IRQ_MCU_CNT3 and set up IRQ3 while IRQ3 counter reaches 1. Therefore, the maximum IRQ time for IRQ3 at 48kHz mode is 5s.

112203E8 AFE_IRQ_MCU_CNT4 AFE IRQ4 MCU Counter Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															AFE_IRQ_MCU_CNT4	
Type															RW	
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_IRQ_MCU_CNT4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
17:0 AFE_IRQ_MCU_CNT4	Sets up the counter value for IRQ4 according to IRQ4_MODE The IRQ4 counter in AFE will count down from AFE_IRQ_MCU_CNT4 and set up IRQ4 while IRQ4 counter reaches 1. Therefore, the maximum IRQ time for IRQ4 at 48kHz mode is 5s.

11220398 **AFE_IRQ3_M** **AFE_IRQ3 MCU Count Monitor** **00000000**
CU_CNT_MON **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																AFE_IRQ3_CNT_MON	
Type																RU	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AFE_IRQ3_CNT_MON																
Type	RU																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s) Name	Description
17:0 AFE_IRQ3_CNT_MON	Monitors the counter value for IRQ3 according to IRQ3_MODE The IRQ3 counter in AFE will count down from AFE_IRQ_MCU_CNT3.

1122039C **AFE_IRQ4_M** **AFE_IRQ4 MCU Count Monitor** **00000000**
CU_CNT_MON **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																AFE_IRQ4_CNT_MON	
Type																RU	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AFE_IRQ4_CNT_MON																
Type	RU																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s) Name	Description
17:0 AFE_IRQ4_CNT_MON	Monitors the counter value for IRQ4 according to IRQ4_MODE The IRQ4 counter in AFE will count down from AFE_IRQ_MCU_CNT4.

112205C8 **AUDIO_TOP** **Audio Top IP Debug Control** **00000000**
DBG_CON

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																ahb_slv_mux_err_flag_en	md32_apb_err_flag_en
Type																RW	RW
Reset																0	0

Bit(s)	Name	Description
1	ahb_slv_mux_err_flag_en	Enables AHB slave mux debug outputs
0	md32_apb_err_flag_en	Enables MD32 APB freq bridge debug outputs

112205CC AUDIO_TOP Audio Top IP Debug Monitor 0 00000000
DBG_MON0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											ahb_slv_mux_err_decerr	ahb_slv_mux_err_rw	ahb_slv_mux_idle	md32_bridge_idle_s	md32_bridge_idle_m	md32_apb_err_timeout
Type											RU	RU	RU	RU	RU	RU
Reset											0	0	0	0	0	0

Bit(s)	Name	Description
5	ahb_slv_mux_err_decerr	AHB slave mux decoding error
4	ahb_slv_mux_err_rw	AHB slave mux read or write error
3	ahb_slv_mux_idle	AHB slave mux idle
2	md32_bridge_idle_s	MD32 AHB freq bridge slave idle
1	md32_bridge_idle_m	MD32 AHB freq bridge master idle
0	md32_apb_err_timeout	MD32 APB freq bridge timeout error

112205D0 AUDIO_TOP Audio Top IP Debug Monitor 1 00000000
DBG_MON1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ahb_slv_mux_err_addr															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ahb_slv_mux_err_addr															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	ahb_slv_mux_err_addr	AHB slave mux error address

112205D4 AUDIO_TOP Audio Top IP Debug Monitor 2 00000000
DBG_MON2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	md32_apb_err_addr															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	md32_apb_err_addr															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 md32_apb_err_addr	MD32 APB freq bridge error address

11220800 AFE GENERA **Audio General Purpose Register** **00000000**
L REG0 **0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg0															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg0	General purpose register 0

11220804 AFE GENERA **Audio General Purpose Register** **00000000**
L REG1 **1**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg1	General purpose register 1

11220808 AFE GENERA **Audio General Purpose Register** **00000000**
L REG2 **2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg2	General purpose register 2

1122080C **AFE_GENERA** **Audio General Purpose Register** **00000000**
L_REG3 **3**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg3	General purpose register 3

11220810 **AFE_GENERA** **Audio General Purpose Register** **00000000**
L_REG4 **4**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg4															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg4	General purpose register 4

11220814 **AFE_GENERA** **Audio General Purpose Register** **00000000**
L_REG5 **5**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg5															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg5	General purpose register 5

11220818 **AFE_GENERA** **Audio General Purpose Register** **00000000**

L REG6 **6**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg6															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg6	General purpose register 6

1122081C AFE GENERA **Audio General Purpose Register** **00000000**
L REG7 **7**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg7															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg7	General purpose register 7

11220820 AFE GENERA **Audio General Purpose Register** **00000000**
L REG8 **8**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg8															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg8															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg8	General purpose register 8

11220824 AFE GENERA **Audio General Purpose Register** **00000000**
L REG9 **9**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg9															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg9															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg9	General purpose register 9

11220828 AFE GENERA **Audio General Purpose Register** **00000000**
L REG10 **10**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg10															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg10															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg10	General purpose register 10

1122082C AFE GENERA **Audio General Purpose Register** **00000000**
L REG11 **11**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg11															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg11															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg11	General purpose register 11

11220830 AFE GENERA **Audio General Purpose Register** **00000000**
L REG12 **12**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg12															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg12															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg12	General purpose register 12

11220834 **AFE_GENERA** **Audio General Purpose Register** **00000000**
L_REG13 **13**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg13															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg13															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg13	General purpose register 13

11220838 **AFE_GENERA** **Audio General Purpose Register** **00000000**
L_REG14 **14**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg14															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg14															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg14	General purpose register 14

1122083C **AFE_GENERA** **Audio General Purpose Register** **00000000**
L_REG15 **15**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_general_reg15															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_general_reg15															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 afe_general_reg15	General purpose register 15

112203BC **AFE_IRQ_MC** **AFE IRQ5 MCU Counter** **00000000**

U_CNT5 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																AFE_IRQ_MCU_CNT5	
Type																RW	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AFE_IRQ_MCU_CNT5																
Type	RW																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s) Name	Description
17:0 AFE_IRQ_MCU_CNT5	<p>Sets up the counter value for IRQ5 according to IRQ5_MODE</p> <p>The IRQ5 counter in AFE will count down from AFE_IRQ_MCU_CNT5 and set up IRQ5 while IRQ5 counter reaches 1. Therefore, the maximum IRQ time for IRQ5 at 48kHz mode is 5s.</p>

112203CC AFE_IRQ5_MCU_CNT_MON AFE_IRQ5 MCU Count Monitor 00000000 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																AFE_IRQ5_CNT_MON	
Type																RU	
Reset																0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	AFE_IRQ5_CNT_MON																
Type	RU																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s) Name	Description
17:0 AFE_IRQ5_CNT_MON	<p>Monitors the counter value for IRQ5 according to IRQ5_MODE</p> <p>The IRQ5 counter in AFE will count down from AFE_IRQ_MCU_CNT5.</p>

11220548 AFE_TDM_CON1 AFE TDM Config 1 00000000 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	LRCK_TDM_WIDTH									DAC_BIT_NUM						
Type	RW									RW						
Reset	0	0	0	0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			CHANNEL_BCK_CYCLES		CHANNEL_NUM		WLEN					LEFT_ALIGN	DELAY_DATA	LRCK_INVERSE	BCK_INVERSE	TDM_EN
Type			RW		RW		RW					RW	RW	RW	RW	RW
Reset			0	0	0	0	0	0				0	0	0	0	0

Bit(s) Name	Description
-------------	-------------

Bit(s)	Name	Description
31:24	LRCK_TDM_WIDTH	Sets up LRCK width as number of BCK cycles 0: LRCK is 1 BCK cycle 1: LRCK is 2 BCK cycles 2: LRCK is 3 BCK cycles 254: LRCK is 255 BCK cycles
20:16	DAC_BIT_NUM	Specifies sample bit width for RJ format This format is not available for TDM.
13:12	CHANNEL_BCK_CYCLES	Selects number of BCK cycles for each channel 0: 16 BCK cycles 1: 24 BCK cycles 2: 32 BCK cycles
11:10	CHANNEL_NUM	Selects number of channels for each sdata 0: 2 channels 1: 4 channels 2: 8 channels
9:8	WLEN	Data word length 1: 16 bits 2: 32 bits
4	LEFT_ALIGN	Set up this bit for EIAJ & I2S mode 0: Sample is not aligned to MSB bit. 1: Sample is aligned to MSB bit.
3	DELAY_DATA	Set up this bit for I2S mode 0: MSB bit data are 0 BCK cycle behind LRCK trigger edge. Set for EIAJ mode. 1: MSB bit data are 1 BCK cycle behind LRCK trigger edge. Set for I2S mode.
2	LRCK_INVERSE	Inverts TDM LRCK 0: Does not invert LRCK 1: Invert LRCK
1	BCK_INVERSE	Inverts TDM BCK 0: Does not invert BCK 1: Invert BCK
0	TDM_EN	Enables TDM Enable this bit when all other Configurations are set, including sampling rate. 0: Disable TDM 1: Enable TDM

1122054C AFE TDM CO
N2

AFE TDM Config 2

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TDM_FIX_VALU E									TDM_I2S_L OOPBACK_C H	TDM_I2S_ LOOP BACK					TDM_ FIX_ VALU E_ SE L
Type	RW									RW	RW					RW
Reset	0	0	0	0	0	0	0	0		0	0	0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ST_CH_PAIR_SO UT3				ST_CH_PAIR_SO UT2					ST_CH_PAIR_SO UT1				ST_CH_PAIR_SO UT0		
Type	RW				RW					RW				RW		
Reset	0				0					0				0		

Bit(s)	Name	Description
--------	------	-------------

Bit(s)	Name	Description
31:24	TDM_FIX_VALUE	Sets up fix value sent on TDM TX
22:21	TDM_I2S_LOOPBACK_CH	Selects HDMI sdatax for loopback test 00: Select hdmi_sdata0 for loopback test 01: Select hdmi_sdata1 for loopback test 10: Select hdmi_sdata2 for loopback test 11: Select hdmi_sdata3 for loopback test
20	TDM_I2S_LOOPBACK	Sets TDM to I2S path 0: Disable TDM to I2S path 1: Enable TDM to I2S path
16	TDM_FIX_VALUE_SEL	TDM enable sends fix value on TX. 0: Disable fix value on TX 1: Enable fix value on TX
14:12	ST_CH_PAIR_SOUT3	Sets up start channels for SOUT3 The remaining channels are sent in ascending order. 0: Channels sent are O30, O31, O32, O33, O34, O35, O36, O37. 1: Channels sent are O32, O33, O34, O35, O36, O37, o. 2: Channels sent are O34, O35, O36, O37, o. 3: Channels sent are O36, O37, o. 4: Channel sent is o. 0: Channel starts from O30/O31. 1: Channel starts from O32/O33. 2: Channel starts from O34/O35. 3: Channel starts from O36/O37. 4: Channel data is o. 5: Channel data is o. 6: Channel data is o. 7: Channel data is o.
10:8	ST_CH_PAIR_SOUT2	Sets up start channels for SOUT2 The remaining channels are sent in ascending order. 0: Channels sent are O30, O31, O32, O33, O34, O35, O36, O37. 1: Channels sent are O32, O33, O34, O35, O36, O37, o. 2: Channels sent are O34, O35, O36, O37, o. 3: Channels sent are O36, O37, o. 4: Channel sent is o. 0: Channel starts from O30/O31. 1: Channel starts from O32/O33. 2: Channel starts from O34/O35. 3: Channel starts from O36/O37. 4: Channel data is o. 5: Channel data is o. 6: Channel data is o. 7: Channel data is o.
6:4	ST_CH_PAIR_SOUT1	Sets up start channels for SOUT1 The remaining channels are sent in ascending order. 0: Channels sent are O30, O31, O32, O33, O34, O35, O36, O37. 1: Channels sent are O32, O33, O34, O35, O36, O37, o. 2: Channels sent are O34, O35, O36, O37, o. 3: Channels sent are O36, O37, o. 4: Channel sent is o. 0: Channel starts from O30/O31. 1: Channel starts from O32/O33. 2: Channel starts from O34/O35. 3: Channel starts from O36/O37. 4: Channel data is o. 5: Channel data is o. 6: Channel data is o. 7: Channel data is o.

Bit(s)	Name	Description
2:0	ST_CH_PAIR_SOUTo	<p>Sets up start channels for SOUTo The remaining channels are sent in ascending order.</p> <p>0: Channels sent are O30, O31, O32, O33, O34, O35, O36, O37. 1: Channels sent are O32, O33, O34, O35, O36, O37, o. 2: Channels sent are O34, O35, O36, O37, o. 3: Channels sent are O36, O37, o. 4: Channel sent is o. 0: Channel starts from O30/O31. 1: Channel starts from O32/O33. 2: Channel starts from O34/O35. 3: Channel starts from O36/O37. 4: Channel data is o. 5: Channel data is o. 6: Channel data is o. 7: Channel data is o.</p>

11220370 AFE HDMI O **AFE HDMI_OUT Config** **00000000**
UT CONo **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name								AFE_HDMI_OUT_ON_RETm	AFE_HDMI_OUT_CH_NUM							AFE_HDMI_OUT_BIT_WIDTH	AFE_HDMI_OUT_ON
Type								RO	RW							RW	RW
Reset								0	0	0	0	0			0	0	

Bit(s)	Name	Description
8	AFE_HDMI_OUT_ON_RETm	<p>Specifies number of output channels to be enabled on I30~I37 Range: 1 ~ 8 0000: Enable I30 0001: Enable I30 0010: Enable I30~I31 0011: Enable I30~I32 0100: Enable I30~I33 0101: Enable I30~I34 0110: Enable I30~I35 0111: Enable I30~I36 1000: Enable I30~I37</p>
7:4	AFE_HDMI_OUT_CH_NUM	
1	AFE_HDMI_OUT_BIT_WIDTH	<p>Controls input data bit-width 0: 16-bit 1: 32-bit</p>
0	AFE_HDMI_OUT_ON	Enables HDMI output

11220374 AFE HDMI B **AFE HDMI Base Address** **00000000**

ASE Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_HDMI_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_HDMI_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0			

Bit(s) Name	Description
31:3 AFE_HDMI_BASE	Base address of HDMI input in master mode Always set AFE_HDMI_BASE[2:0] = 3'h0 for the convenience of hardware implementation.

11220378 AFE_HDMI_CUR **AFE HDMI Cursor Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_HDMI_CUR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_HDMI_CUR															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 AFE_HDMI_CUR	Indicates the current address of HDMI input buffer

1122037C AFE_HDMI_END **AFE HDMI End Address Register** **00000007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AFE_HDMI_END															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AFE_HDMI_END													AFE_HDMI_END_LSB		
Type	RW													RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit(s) Name	Description
31:3 AFE_HDMI_END	End address of HDMI input in master mode Always set AFE_HDMI_END[2:0] = 3'h7 for the convenience of hardware implementation.
2:0 AFE_HDMI_END_LSB	

11220390 AFE_HDMI_C **AFE HDMI Output Connection** **00000000**

ONNo Control Register 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved1	Reserved	O_39_CFG			O_38_CFG			O37_CFG			O36_CFG			O35_CFG	
Type	RW	RW	RW			RW			RW			RW			RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	O35_CFG	O34_CFG		O33_CFG			O32_CFG			O31_CFG			O30_CFG			
Type	RW	RW		RW			RW			RW			RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	Reserved1	
30	Reserved	
29:27	O_39_CFG	These bits control the o_39 data. 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
26:24	O_38_CFG	These bits control the o_38 data. 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
23:21	O37_CFG	Selects input source to O37 I30 ~ I37 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
20:18	O36_CFG	Selects input source to O36 I30 ~ I37 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
17:15	O35_CFG	Selects input source to O35 I30 ~ I37 000: Select I30

Bit(s)	Name	Description
		001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
14:12	O34_CFG	Selects input source to O34 I30 ~ I37 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
11:9	O33_CFG	Selects input source to O33 I30 ~ I37 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
8:6	O32_CFG	Selects input source to O32 I30 ~ I37 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
5:3	O31_CFG	Selects input source to O31 I30 ~ I37 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36 111: Select I37
2:0	O30_CFG	Selects input source to O30 I30 ~ I37 000: Select I30 001: Select I31 010: Select I32 011: Select I33 100: Select I34 101: Select I35 110: Select I36

Bit(s)	Name	Description
111:	Select I37	

11220840 AFE CBIP C
FGo

00000037

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		CBIP_ASYNC_MST_RG_FIFO_THRE		CBIP_ASYNC_MST_postwrite_dis		CBIP_ASYNC_SLV_RG_FIFO_THRE		CBIP_ASYNC_SLV_postwrite_dis		CBIP_SLV_DECODER_error_flag_en	CBIP_SLV_DECODER_reg_slave_way_en	CBIP_SLV_MUX_error_flag_en	CBIP_SLV_MUX_reg_slave_way_en	CBIP_SLV_MUX_reg_layer_way_en		
Type		RW		RW		RW		RW		RW	RW	RW	RW	RW		
Reset		0	0	0		0	0	0		0	1	1	0	1	1	1

Bit(s)	Name	Description
14:13	CBIP_ASYNC_MST_RG_FIFO_THRE	
12	CBIP_ASYNC_MST_postwrite_dis	
10:9	CBIP_ASYNC_SLV_RG_FIFO_THRE	
8	CBIP_ASYNC_SLV_postwrite_dis	
6	CBIP_SLV_DECODER_error_flag_en	
5:4	CBIP_SLV_DECODER_reg_slave_way_en	
3	CBIP_SLV_MUX_error_flag_en	
2	CBIP_SLV_MUX_reg_slave_way_en	
1:0	CBIP_SLV_MUX_reg_layer_way_en	

11220844 AFE CBIP M
ONo

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				CBIP_SLV_DECODER_error_domain	CBIP_SLV_DECODER_error_id	CBIP_SLV_DECODER_error_rw	CBIP_SLV_DECODER_error_dec_err	CBIP_SLV_DECODER_error_ctrl_update			CBIP_SLV_MUX_error_domain	CBIP_SLV_MUX_error_id	CBIP_SLV_MUX_error_rw	CBIP_SLV_MUX_error_dec_err	CBIP_SLV_MUX_error_dec_err	CBIP_SLV_MUX_error_dec_err	CBIP_SLV_MUX_error_dec_err
Type																	
Reset																	

								_status								
Type				RO	RO	RO	RO	RO			RO	RO	RO	RO		RO
Reset				0	0	0	0	0			0	0	0	0	0	0

Bit(s)	Name	Description
12	CBIP_SLV_DECODER_err_domain	
11	CBIP_SLV_DECODER_err_id	
10	CBIP_SLV_DECODER_err_rw	
9	CBIP_SLV_DECODER_err_dece	
8	CBIP_SLV_DECODER_ctrl_upd	
	ate_status	
5	CBIP_SLV_MUX_err_domain	
4	CBIP_SLV_MUX_err_id	
3	CBIP_SLV_MUX_err_rw	
2	CBIP_SLV_MUX_err_decerr	
1:0	CBIP_SLV_MUX_ctrl_update_	
	status	

11220848 AFE CBIP S LV MUX MON **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CBIP_SLV_MUX_err_addr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CBIP_SLV_MUX_err_addr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CBIP_SLV_MUX_err_addr	

1122084C AFE CBIP S LV DECODER MONo **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CBIP_SLV_DECODER_err_addr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CBIP_SLV_DECODER_err_addr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	CBIP_SLV_DECODER_err_addr	

**112204F0 AFE SRAM D
ELSEL CON0**

Memory DELSEL Control 0

AAAAAAAA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	afe_src_4ch_mbist_dsel_1				afe_src_4ch_mbist_dsel_0				afe_src_mbist_dsel_1				afe_src_mbist_dsel_0			
Type	RW				RW				RW				RW			
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	afe_side_tone_coeff_mbist_dsel				afe_side_tone_mbist_dsel				afe_dl_buf_mbist_dsel				afe_ul_buf_mbist_dsel			
Type	RW				RW				RW				RW			
Reset	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Bit(s)	Name	Description
31:28	afe_src_4ch_mbist_dsel_1	Controls DELSEL for SRC 4ch IIR coefficient memory
27:24	afe_src_4ch_mbist_dsel_0	Controls DELSEL for SRC 4ch history memory
23:20	afe_src_mbist_dsel_1	Controls DELSEL for SRC IIR coefficient memory
19:16	afe_src_mbist_dsel_0	Controls DELSEL for SRC history memory
15:12	afe_side_tone_coeff_mbist_dsel	Controls DELSEL for sidetone coefficient memory
11:8	afe_side_tone_mbist_dsel_1	Controls DELSEL for sidetone memory
7:4	afe_dl_buf_mbist_dsel	Controls DELSEL for DL memory
3:0	afe_ul_buf_mbist_dsel	Controls DELSEL for UL coefficient memory

**112204F4 AFE SRAM D
ELSEL CON1**

Memory DELSEL Control 1

00000AAA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					afe_ul_hires_buf_mbist_dsel				afe_memif_mbist_dsel_0				afe_memif_mbist_dsel_1			
Type					RW				RW				RW			
Reset					1	0	1	0	1	0	1	0	1	0	1	0

Bit(s)	Name	Description
11:8	afe_ul_hires_buf_mbist_dsel	Controls DELSEL for UL high resolution coefficient memory
7:4	afe_memif_mbist_dsel_0	Controls DELSEL for MEMIF sysram memory
3:0	afe_memif_mbist_dsel_1	Controls DELSEL for MEMIF prefetch buffer memory

**112201FC AFE SINEGE
N CON TDM**

TDM SGEN control

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				sgen_tdm_inp_ut_en				c_da_c_tdm				sine_mod_e_tdm2	amp_div_tdm2			freq_div_tdm2

Type				RW				RW				RW	RW			RW
Reset				0				0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	freq_div_tdm2							sine mod e_tdm 1	amp_div_tdm1			freq_div_tdm1				
Type	RW							RW	RW			RW				
Reset	0	0	0	0				0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	sgen_tdm_input_en	Selects afe_con_hdmi input 0: From mem 1: From sgen
24	c_dac_en_tdm	Enables singen 0: Sigen off 1: Sigen on
20	sine_mode_tdm2	Sinewave generator mute for TDM 0: Unmute sigen 1: Mute sigen
19:17	amp_div_tdm2	Selects sinewave generator amplitude for TDM 0: sinewave_out/128 1: sinewave_out/64 2: sinewave_out/32 3: sinewave_out/16 4: sinewave_out/8 5: sinewave_out/4 6: sinewave_out/2 7: sinewave_out/1
16:12	freq_div_tdm2	Selects sinewave generator frequency for TDM sampled by signal timing generator selection 0: DC output 1: 64/1 samples/period 2: 64/2 samples/period 3: 64/3 samples/period 4: 64/4 samples/period 5: 64/5 samples/period 6: 64/6 samples/period x: 64/x samples/period 31: 64/31 samples/period
8	sine_mode_tdm1	Sinewave generator mute for TDM 0: Unmute sigen 1: Mute sigen
7:5	amp_div_tdm1	Selects sinewave generator amplitude for TDM 0: sinewave_out/128 1: sinewave_out/64 2: sinewave_out/32 3: sinewave_out/16 4: sinewave_out/8 5: sinewave_out/4 6: sinewave_out/2 7: sinewave_out/1
4:0	freq_div_tdm1	Selects sinewave generator frequency for TDM sampled by signal timing generator selection 0: DC output 1: 64/1 samples/period



Bit(s) Name	Description
	2: 64/2 samples/period
	3: 64/3 samples/period
	4: 64/4 samples/period
	5: 64/5 samples/period
	6: 64/6 samples/period
	x: 64/x samples/period
	31: 64/31 samples/period

3.14 BTIF

Module name: btif Base address: (+1100c000h)

Address	Name	Width	Register Function
1100C000	<u>BTIF RBR OR BTIF THR</u>	8	RX/TX Buffer Register
1100C004	<u>BTIF IER</u>	8	Interrupt Enable Register
1100C008	<u>BTIF IIR OR BTIF FIFOCTRL</u>	8	Interrupt Identification Register or FIFO Control Register
1100C00C	<u>BTIF FAKELCR</u>	8	Fake Control Register
1100C014	<u>BTIF LSR</u>	8	Line Status Register
1100C048	<u>BTIF SLEEP EN</u>	8	Sleep Enable Register
1100C04C	<u>BTIF DMA EN</u>	8	DMA Enable Register
1100C054	<u>BTIF RTOCNT</u>	8	RX Timeout Count
1100C060	<u>BTIF TRI LVL</u>	8	TRX FIFO Trigger Level Register
1100C064	<u>BTIF WAK</u>	8	Wake-up Register
1100C068	<u>BTIF WAT TIME</u>	8	Asynchorous Timer Register
1100C06C	<u>BTIF HANDSHAKE</u>	8	New Handshake Control Register
1100C070	<u>BTIF DEBUG TX FIFO 0</u>	8	TX FIFO Address 0 Debug Register
1100C074	<u>BTIF DEBUG TX FIFO 1</u>	8	TX FIFO Address 1 Debug Register
1100C078	<u>BTIF DEBUG TX FIFO 2</u>	8	TX FIFO Address 2 Debug Register
1100C07C	<u>BTIF DEBUG TX FIFO 3</u>	8	TX FIFO Address 3 Debug Register
1100C080	<u>BTIF DEBUG TX FIFO 4</u>	8	TX FIFO Address 4 Debug Register
1100C084	<u>BTIF DEBUG TX FIFO 5</u>	8	TX FIFO Address 5 Debug Register
1100C058	<u>BTIF DEBUG TX FIFO 6</u>	8	TX FIFO Address 6 Debug Register
1100C08C	<u>BTIF DEBUG TX FIFO 7</u>	8	TX FIFO Address 7 Debug Register
1100C090	<u>BTIF DEBUG TX FIFO 8</u>	8	TX FIFO Address 8 Debug Register
1100C094	<u>BTIF DEBUG TX FIFO 9</u>	8	TX FIFO Address 9 Debug Register
1100C098	<u>BTIF DEBUG TX FIFO a</u>	8	TX FIFO Address 10 Debug Register
1100C09C	<u>BTIF DEBUG TX FIFO b</u>	8	TX FIFO Address 11 Debug Register
1100CoA0	<u>BTIF DEBUG TX FIFO c</u>	8	TX FIFO Address 12 Debug Register
1100CoA4	<u>BTIF DEBUG TX FIFO d</u>	8	TX FIFO Address 13 Debug Register
1100CoA8	<u>BTIF DEBUG TX FIFO e</u>	8	TX FIFO Address 14 Debug Register
1100CoAC	<u>BTIF DEBUG TX FIFO f</u>	8	TX FIFO Address 15 Debug Register
1100CoB0	<u>BTIF DEBUG RX FIFO 0</u>	8	RX FIFO Address 0 Debug Register
1100CoB4	<u>BTIF DEBUG RX</u>	8	RX FIFO Address 1 Debug Register

Address	Name	Width	Register Function
	FIFO 1		
1100CoB8	BTIF_DEBUG_RX_FIFO_2	8	RX FIFO Address 2 Debug Register
1100CoBC	BTIF_DEBUG_RX_FIFO_3	8	RX FIFO Address 3 Debug Register
1100CoCo	BTIF_DEBUG_RX_FIFO_4	8	RX FIFO Address 4 Debug Register
1100CoC4	BTIF_DEBUG_RX_FIFO_5	8	RX FIFO Address 5 Debug Register
1100CoC8	BTIF_DEBUG_RX_FIFO_6	8	RX FIFO Address 6 Debug Register
1100CoCC	BTIF_DEBUG_RX_FIFO_7	8	RX FIFO Address 7 Debug Register
1100CoDo	BTIF_DEBUG_TX_PTR	8	TX FIFO Pointer Debug Register
1100CoD4	BTIF_DEBUG_RX_PTR	8	RX FIFO Pointer Debug Register

1100C000 BTIF_RBR_0 RX/TX Buffer Register 00000000
R_BTIF_THR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_RBR_OR_BTIF_THR									
Type									RW									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_RBR_OR_BTIF_THR	BTIF_RBR_OR_BTIF_THR	The received data can be read by accessing this register. The data to be transmitted is written to this register and sent to the PC via serial communication. This register will be valid only when BTIF_FAKELCR[7] (0x0C) = 0.

1100C004 BTIF_IER Interrupt Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RXFE_N	TXEE_N
Type															RU	RU
Reset															0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
1	RXFEN	RXFEN	Enables RX full and timeout interrupt This register will be valid only when BTIF_FAKELCR[7] = 0. 0: No interrupt will be generated if the RX buffer contains data or timeout. 1: An interrupt will be generated if the RX buffer contains data or timeout.
0	TXEEN	TXEEN	Enables TX empty interrupt This register will be valid only when BTIF_FAKELCR[7] = 0. 0: No interrupt will be generated if the TX holding register is empty. 1: An interrupt will be generated if the TX holding register is empty.

1100C008 BTIF_IIR_OR_BTIF_FIFCTRL **Interrupt Identification Register or FIFO Control Register** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													BTIF_IIR_OR_BTIF_FIFCTRL			
Type													RW			
Reset													0	0	0	1

Bit(s)	Mnemonic	Name	Description
3:0	BTIF_IIR_OR_BTIF_FIFCTRL	BTIF_IIR_OR_BTIF_FIFCTRL	Interrupt identification This register will be valid only when BTIF_FAKELCR (0x0C) = 0xBF. Bit 1: Clear Transmit FIFO Bit 2: Clear Receive FIFO This register will be valid only when BTIF_FAKELCR (0x0C) is not equal to 0xBF. 4'h1: No interrupt pending 4'h4: RX data received 4'hc: RX data timeout 4'h2 :TX holding register empty CLRT: 0: Leave TX FIFO intact 1: Clear all bytes in TX FIFO CLRR: 0: Leave RX FIFO intact 1: Clear all bytes in RX FIFO

1100C00C BTIF_FAKELCR **Fake Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_FAKELCR															
Type	RU															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_FAKELCR	BTIF_FAKELCR	Synchronizes SW control method of UART When FAKELCR[7] = 1, RBR(0x00), THR(0x00) and IER(0x04) will not be readable/writable. When FAKELCR = 0xBF, RBR(0x00), THR(0x00), IER(0x04), IIR(0x08) and LSR(0x14) will not be readable/writable.

1100C014 BTIF_LSR Line Status Register 00000060

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										TEMT	THRE					DR
Type										RU	RU					RU
Reset										1	1					0

Bit(s)	Mnemonic	Name	Description
6	TEMT	TEMT	TX holding register is empty Readable when LCR != 0xBF. 0: Empty conditions are not met. 1: This bit is set when TX holding register are empty.
5	THRE	THRE	Indicates if TX FIFO is reduced to its trigger level Readable when LCR != 0xBF. 0: Reset whenever the contents of TX FIFO are more than its trigger level (FIFOs are enabled) 1: Set whenever the contents of TX FIFO are reduced to its trigger level (FIFOs are enabled)
0	DR	DR	Data ready Readable when LCR != 0xBF. 0: Cleared by reading RX buffer 1: Set by RX buffer becoming full

1100C048 BTIF_SLEEP_EN Sleep Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																BTIF_SLEEP_EN

Type																	RW
Reset																	0

Bit(s)	Mnemonic	Name	Description
0	BTIF_SLEEP_EN	BTIF_SLEEP_EN	For sleep mode issue 0: Does not deal with sleep mode indication signal 1: Activate flow control according to software initial setting when chip enters sleep mode. Release hardware flow when chip wakes up.

1100C04C BTIF_DMA_E **DMA Enable Register** **00000000**
N

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														TO_CNT_A UTORST	TX_DMA EN	RX_DMA EN
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2	TO_CNT_AUTORST	TO_CNT_AUTORST	Timeout counter auto reset register 0: After RX timeout happens, SW should reset the interrupt by reading BTIF 0x4C. 1: The timeout counter will be auto reset.
1	TX_DMA_EN	TX_DMA_EN	TX_DMA mechanism enable signal 0: Does not use DMA in TX 1: Use DMA in TX. When this register is enabled, the flow control will be based on the DMA threshold and generate a timeout interrupt for DMA.
0	RX_DMA_EN	RX_DMA_EN	RX_DMA mechanism enable signal 0: Does not use DMA in RX 1: Use DMA in RX. When this register is enabled, the flow control will be based on the DMA threshold and generate a timeout interrupt.

1100C054 BTIF_RTOCN **RX Timeout Count** **00000040**
T

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_RTOCNT									
Type									RW									
Reset									0	1	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_RTOCNT	BTIF_RTOCNT	Used for RX timeout interrupt The RX timeout interrupt will be generated when: 1. RXRTOEN (0x04[0]) is set to 1. 2. RX buffer is empty. 3. The most recent character was received longer than (RTOCNT*blk period*4).

1100C060 BTIF TRI L **TRX FIFO Trigger Level Register** **0000005A**
VL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BTIF_LOOP	RX_TRI_LVL			TX_TRI_LVL			
Type									RW	RW			RW			
Reset									0	1	0	1	1	0	1	0

Bit(s)	Mnemonic	Name	Description
7	BTIF_LOOP	BTIF_LOOP	Enables BTIF loop back mode The data output from TX will be received by RX.
6:4	RX_TRI_LVL	RX_TRI_LVL	Used for RX FIFO trigger threshold An RX trigger interrupt (IIR(0x08) = 4) might be set if the data in the RXFIFO are more than RX_TRI_LVL. The output flow control signal will be set if the data in the RXFIFO are more than RX_TRI_LVL.
3:0	TX_TRI_LVL	TX_TRI_LVL	Used for TX FIFO trigger threshold THRE(0x14[5]) will be set if the data in TXFIFO are less than TX_TRI_LVL.

1100C064 BTIF WAK **Wake-up Register** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																BTIF_WAK
Type																RW
Reset																1

Bit(s)	Mnemonic	Name	Description
0	BTIF_WAK	BTIF_WAK	Wakes up BTIF module

1100C068 BTIF WAT T **Asynchronous Timer Register** **00000012**
IME

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											WAT_TIME_2			WAT_TIME_1		
Type											RW			RW		
Reset											0	1	0	0	1	0

Bit(s)	Mnemonic	Name	Description
5:3	WAT_TIME_2	WAT_TIME_2	Second level of wait time WAT_TIME_2 cannot be smaller than 0x2.
2:0	WAT_TIME_1	WAT_TIME_1	First level of wait time WAT_TIME_1 cannot be smaller than 0x2.

1100C06C **BTIF_HANDS_HAKE** New Handshake Control Register **00000003**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														RTO_EXT	HIGH_SPEED_EN	HANDSHAKE_EN
Type														RW	RW	RW
Reset														0	1	1

Bit(s)	Mnemonic	Name	Description
2	RTO_EXT	RTO_EXT	Extends value of RX timeout counter (16*rto_time)
1	HIGH_SPEED_EN	HIGH_SPEED_EN	Enables high speed mode
0	HANDSHAKE_EN	HANDSHAKE_EN	Enables handshake mode

1100C070 **BTIF_DEBUG_TX_FIFO_0** TX FIFO Address 0 Debug Register **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_DEBUG_TX_FIFO_0									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_0	BTIF_DEBUG_TX_FIFO_0	Debug TX FIFO address 0

1100Co74 BTIF_DEBUG TX FIFO 1 TX FIFO Address 1 Debug Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BTIF_DEBUG_TX_FIFO_1							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_1	BTIF_DEBUG_TX_FIFO_1	Debug TX FIFO address 1

1100Co78 BTIF_DEBUG TX FIFO 2 TX FIFO Address 2 Debug Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BTIF_DEBUG_TX_FIFO_2							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_2	BTIF_DEBUG_TX_FIFO_2	Debug TX FIFO address 2

1100Co7C BTIF_DEBUG TX FIFO 3 TX FIFO Address 3 Debug Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BTIF_DEBUG_TX_FIFO_3							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_3	BTIF_DEBUG_TX_FIFO_3	Debug TX FIFO address 3

1100Co80 BTIF_DEBUG **TX FIFO Address 4 Debug** **00000000**
TX_FIFO_4 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_DEBUG_TX_FIFO_4									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_4	BTIF_DEBUG_TX_FIFO_4	Debug TX FIFO address 4

1100Co84 BTIF_DEBUG **TX FIFO Address 5 Debug** **00000000**
TX_FIFO_5 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_DEBUG_TX_FIFO_5									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_5	BTIF_DEBUG_TX_FIFO_5	Debug TX FIFO address 5

1100Co58 BTIF_DEBUG **TX FIFO Address 6 Debug** **00000000**
TX_FIFO_6 **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_DEBUG_TX_FIFO_6									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_6	BTIF_DEBUG_TX_FIFO_6	Debug TX FIFO address 6

1100Co8C BTIF_DEBUG **TX FIFO Address 7 Debug** **00000000**

TX FIFO 7 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BTIF_DEBUG_TX_FIFO_7							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_7	BTIF_DEBUG_TX_FIFO_7	Debug TX FIFO address 7

1100C090 BTIF_DEBUG TX FIFO 8 Register **TX FIFO Address 8 Debug** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BTIF_DEBUG_TX_FIFO_8							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_8	BTIF_DEBUG_TX_FIFO_8	Debug TX FIFO address 8

1100C094 BTIF_DEBUG TX FIFO 9 Register **TX FIFO Address 9 Debug** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									BTIF_DEBUG_TX_FIFO_9							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_9	BTIF_DEBUG_TX_FIFO_9	Debug TX FIFO address 9

1100C098 BTIF_DEBUG TX FIFO a Register **TX FIFO Address 10 Debug** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_DEBUG_TX_FIFO_a									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_a	BTIF_DEBUG_TX_FIFO_a	Debug TX FIFO address 10

1100C09C BTIF_DEBUG_TX_FIFO_b **TX FIFO Address 11 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_DEBUG_TX_FIFO_b									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_b	BTIF_DEBUG_TX_FIFO_b	Debug TX FIFO address 11

1100CoAo BTIF_DEBUG_TX_FIFO_c **TX FIFO Address 12 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									BTIF_DEBUG_TX_FIFO_c									
Type									RO									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_c	BTIF_DEBUG_TX_FIFO_c	Debug TX FIFO address 12

1100CoA4 BTIF_DEBUG_TX_FIFO_d **TX FIFO Address 13 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name									BTIF_DEBUG_TX_FIFO_d											
Type									RO											
Reset									0	0	0	0	0	0	0	0	0			

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_d	BTIF_DEBUG_TX_FIFO_d	Debug TX FIFO address 13

1100CoA8 BTIF_DEBUG TX FIFO e TX FIFO Address 14 Debug Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name									BTIF_DEBUG_TX_FIFO_e											
Type									RO											
Reset									0	0	0	0	0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_e	BTIF_DEBUG_TX_FIFO_e	Debug TX FIFO address 14

1100CoAC BTIF_DEBUG TX FIFO f TX FIFO Address 15 Debug Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name																				
Type																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name									BTIF_DEBUG_TX_FIFO_f											
Type									RO											
Reset									0	0	0	0	0	0	0	0				

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_FIFO_f	BTIF_DEBUG_TX_FIFO_f	Debug TX FIFO address 15

1100CoBo BTIF_DEBUG RX FIFO o RX FIFO Address 0 Debug Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_RX_FIFO_0															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_FIFO_0	BTIF_DEBUG_RX_FIFO_0	Debug RX FIFO address 0

1100CoB4 BTIF_DEBUG_RX_FIFO_1 **RX FIFO Address 1 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_RX_FIFO_1															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_FIFO_1	BTIF_DEBUG_RX_FIFO_1	Debug RX FIFO address 1

1100CoB8 BTIF_DEBUG_RX_FIFO_2 **RX FIFO Address 2 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_RX_FIFO_2															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_FIFO_2	BTIF_DEBUG_RX_FIFO_2	Debug RX FIFO address 2

1100CoBC BTIF_DEBUG_RX_FIFO_3 **RX FIFO Address 3 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_RX_FIFO_3															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_FIFO_3	BTIF_DEBUG_RX_FIFO_3	Debug RX FIFO address 3

1100CoCo BTIF_DEBUG_RX_FIFO_4 **RX FIFO Address 4 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_RX_FIFO_4															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_FIFO_4	BTIF_DEBUG_RX_FIFO_4	Debug RX FIFO address 4

1100CoC4 BTIF_DEBUG_RX_FIFO_5 **RX FIFO Address 5 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_RX_FIFO_5															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_FIFO_5	BTIF_DEBUG_RX_FIFO_5	Debug RX FIFO address 5

1100CoC8 BTIF_DEBUG_RX_FIFO_6 **RX FIFO Address 6 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_RX_FIFO_6															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_FIFO_6	BTIF_DEBUG_RX_FIFO_6	Debug RX FIFO address 6

1100CoCC **BTIF_DEBUG_RX_FIFO_7** **RX FIFO Address 7 Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_RX_FIFO_7															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_FIFO_7	BTIF_DEBUG_RX_FIFO_7	Debug RX FIFO address 7

1100CoDo **BTIF_DEBUG_TX_PTR** **TX FIFO Pointer Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BTIF_DEBUG_TX_PTR															
Type	RO															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_TX_PTR	BTIF_DEBUG_TX_PTR	Debug TX FIFO pointer bit 0~3 are read pointers; bit 4~7 are writer pointers.

1100CoD4 **BTIF_DEBUG_RX_PTR** **RX FIFO Pointer Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name									BTIF_DEBUG_RX_PTR							
Type									RU							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	BTIF_DEBUG_RX_PTR	BTIF_DEBUG_RX_PTR	Debug RX FIFO pointer bit 0~3 are read pointers; bit 4~7 are writer pointers.

3.15 USIM

Module name: usim Base address: (+80040000h)

Address	Name	Width	Register Function
80040000	<u>USIM_CODA_VERSION</u>	32	USIM Version Control Register
80040010	<u>USIM_CTRL</u>	32	USIM Control Register
80040014	<u>USIM_CONF</u>	32	USIM Configuration Register
80040018	<u>USIM_CONFSTA</u>	32	USIM Configuration Status Register
8004001C	<u>USIM_BRR</u>	32	USIM Baud Rate Register
80040020	<u>USIM_IRQEN</u>	32	USIM Interrupt Enable Register
80040024	<u>USIM_STS</u>	32	USIM Interrupt Event Status Register
80040030	<u>USIM_RETRY</u>	32	USIM Retry Limit Register
80040034	<u>USIM_TIDE</u>	32	USIM FIFO Tide Mark Register
80040040	<u>USIM_DATA</u>	32	Data Register Used as TX/RX Data Register
80040044	<u>USIM_COUNT</u>	32	USIM FIFO Count Register
80040050	<u>USIM_ETIME</u>	32	USIM Activation Time Register
80040054	<u>USIM_DTIME</u>	32	USIM Deactivation Time Register
80040058	<u>USIM_TOUT</u>	32	Character to Character Waiting Time Register
8004005C	<u>USIM_GTIME</u>	32	Command Block to Block Guard Time Register
80040060	<u>USIM_ETIME</u>	32	TX Error Detection Wait Time Register
80040064	<u>USIM_EXT_TIME</u>	32	USIM Extended Output Enable Control Register
80040068	<u>USIM_CGTIME</u>	32	Character to Character Guard Time Register
80040070	<u>USIM_COMDCTRL</u>	32	USIM Command Control Register
80040074	<u>USIM_COMDLEN</u>	32	USIM Command Data Length Register
80040078	<u>USIM_LEFTLEN</u>	32	USIM Command Left Length Register
8004007C	<u>USIM_LATCH1</u>	32	USIM Latched Data 1 Register
80040080	<u>USIM_LATCH2</u>	32	USIM Latched Data 2 Register
80040090	<u>USIM_ATRSTA</u>	32	USIM Activation Controller State Register
80040094	<u>USIM_ToPTLSTA</u>	32	USIM Protocol Controller State Register
80040098	<u>USIM_DBG</u>	32	USIM Debug Register
8004009C	<u>USIM_DBGDATA</u>	32	USIM FIFO Data Debug Register
800400A0	<u>USIM_DMADATA</u>	32	Data Register Used as HDMA TX/RX Data Register

80040000 USIM_CODA_VERSION

USIM Version Control Register

20110920

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CODA_VERSION															
Type	RO															
Reset	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CODA_VERSION															
Type	RO															
Reset	0	0	0	0	1	0	0	1	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CODA_VERSION	CODA_VERSION	

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

80040010 USIM_CTRL **USIM Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											IFCLR	RSTCTRL	RSTLV	WRST	CSTOP	SIMON
Type											WP	RW	RW	WP	RW	RW
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

5	IFCLR	IFCLR	1: Clear USIM interface for the next command transfer
4	RSTCTRL	RSTCTRL	0: Disable SIMRST direct control mode 1: Enable SIMRST direct control mode 0: Disable SIMRST direct control mode 1: Enable SIMRST direct control mode
3	RSTLV	RSTLV	0: Parking at LOW level 1: Parking at HIGH level 0: Parking at LOW level 1: Parking at HIGH level
2	WRST	WRST	1: Trigger warm reset (AL card) 1: Trigger warm reset (AL card)
1	CSTOP	CSTOP	0: Enable SIMCLK output 1: Disable SIMCLK output 0: Enable SIMCLK output 1: Disable SIMCLK output
0	SIMON	SIMON	0: 1-to-0 change will start the card deactivation sequence 1: 0-to-1 change will start the card activation sequence 0: 1-to-0 change will start the card deactivation sequence 1: 0-to-1 change will start the card activation sequence

80040014 USIM_CONF **USIM Configuration Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					T1TX2RXEN	TXRDIS	RXRDIS	HFEN	ToEN	T1EN	TOUTEN	SIMSEL	CONV	CPOL	TXACK	RXACK
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

11	T1TX2RXEN	T1TX2RXEN	0: DMA type auto switch function is not enabled. 1: DMA type auto switch function is enabled.
10	TXRDIS	TXRDIS	0: Enable TX DMA request (default) 1: Disable TX DMA request

Bit(s)	Mnemonic	Name	Description
9	RXRDIS	RXRDIS	0: Enable RX DMA request (default) 1: Disable RX DMA request
8	HFEN	HFEN	0: Disable hardware flow control 1: Enable hardware flow control
7	ToEN	ToEN	0: Disable T=0 protocol controller 1: Enable T=0 protocol controller
6	T1EN	T1EN	0: Disable T=1 protocol controller 1: Enable T=1 protocol controller
5	TOUTEN	TOUTEN	0: Disable timeout counter 1: Enable timeout counter
4	SIMSEL	SIMSEL	0: SIMSEL pin is set to LOW level. 1: SIMSEL pin is set to HIGH level.
3	CONV	CONV	0: Direct convention 1: Inverse convention
2	CPOL	CPOL	0: SIMCLK stop in LOW level 1: SIMCLK stop in HIGH level
1	TXACK	TXACK	0: Disable character transmission handshaking 1: Enable character transmission handshaking
0	RXACK	RXACK	0: Disable character reception handshaking 1: Enable character reception handshaking

80040018 USIM_CONFS **USIM Configuration Status Register** **00000000**
TA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						TXRD IS_S										SIM_ CLR
Type						RU										RU
Reset						0										0

Bit(s)	Mnemonic	Name	Description
10	TXRDIS_S	TXRDIS_S	0: TX DMA request is enabled. 1: TX DMA request is disabled.
0	SIM_CLR	SIM_CLR	

8004001C USIM_BRR **USIM Baud Rate Register** **000005D1**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						ETU										SIMCLK
Type						RW										RW
Reset						1	0	1	1	1	0	1	0	0	0	1

Bit(s)	Mnemonic	Name	Description
10:2	ETU	ETU	
1:0	SIMCLK	SIMCLK	0: Reserved

Bit(s)	Mnemonic	Name	Description
			1: 13/4MHz 2: 13/8MHz 3: 13/12MHz

80040020 USIM_IRQEN USIM Interrupt Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					UDRUN	EDCERR	T1END	RXERR	ToEND	SIMOFF	ATRERR	TXERR	TOUT	OVRUN	RXTIDE_EN	TXTIDE_EN
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11	UDRUN	UDRUN	0: Disable interrupt 1: Enable interrupt
10	EDCERR	EDCERR	0: Disable interrupt 1: Enable interrupt
9	T1END	T1END	0: Disable interrupt 1: Enable interrupt
8	RXERR	RXERR	0: Disable interrupt 1: Enable interrupt
7	ToEND	ToEND	0: Disable interrupt 1: Enable interrupt
6	SIMOFF	SIMOFF	0: Disable interrupt 1: Enable interrupt
5	ATRERR	ATRERR	0: Disable interrupt 1: Enable interrupt
4	TXERR	TXERR	0: Disable interrupt 1: Enable interrupt
3	TOUT	TOUT	0: Disable interrupt 1: Enable interrupt
2	OVRUN	OVRUN	0: Disable interrupt 1: Enable interrupt
1	RXTIDE_EN	RXTIDE_EN	0: Disable interrupt 1: Enable interrupt
0	TXTIDE_EN	TXTIDE_EN	0: Disable interrupt 1: Enable interrupt

80040024 USIM_STS USIM Interrupt Event Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					UDRUN_S	EDCERR_S	T1END_S	RXERR_S	ToEND_S	SIMOFF_S	ATRERR_S	TXERR_S	TOUT_S	OVRUN_S	RXTIDE_EN_S	TXTIDE_EN_S
Type					W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	RU	RU
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11	UDRUN_S	UDRUN_S	0: No event occurs. 1: Event occurred and not yet cleared.
10	EDCERR_S	EDCERR_S	0: No event occurs. 1: Event occurred and not yet cleared.
9	T1END_S	T1END_S	0: No event occurs. 1: Event occurred and not yet cleared.
8	RXERR_S	RXERR_S	0: No event occurs. 1: Event occurred and not yet cleared.
7	ToEND_S	ToEND_S	0: No event occurs. 1: Event occurred and not yet cleared.
6	SIMOFF_S	SIMOFF_S	0: No event occurs. 1: Event occurred and not yet cleared.
5	ATRERR_S	ATRERR_S	0: No event occurs. 1: Event occurred and not yet cleared.
4	TXERR_S	TXERR_S	0: No event occurs. 1: Event occurred and not yet cleared.
3	TOUT_S	TOUT_S	0: No event occurs. 1: Event occurred and not yet cleared.
2	OVRUN_S	OVRUN_S	0: No event occurs. 1: Event occurred and not yet cleared.
1	RXTIDE_S	RXTIDE_S	0: The amount of bytes in FIFO is not larger than RX tide. 1: The amount of bytes in FIFO is larger than RX tide.
0	TXTIDE_S	TXTIDE_S	0: The amount of bytes in FIFO is not smaller than TX tide. 1: The amount of bytes in FIFO is smaller than TX tide.

80040030 USIM_RETRY **USIM Retry Limit Register** **00000303**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name						TXRETRY								RXRETRY			
Type						RW								RW			
Reset						0	1	1						0	1	1	

Bit(s)	Mnemonic	Name	Description
10:8	TXRETRY	TXRETRY	
2:0	RXRETRY	RXRETRY	

80040034 USIM_TIDE **USIM FIFO Tide Mark Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					TXTIDE								RXTIDE			
Type					RW								RW			
Reset					0	0	0	0					0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:8	TXTIDE	TXTIDE	
3:0	RXTIDE	RXTIDE	

80040040 USIM_DATA **Data Register Used as TX/RX** **00000000**
Data Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DATA							
Type									OTHER							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	DATA	DATA	

80040044 USIM_COUNT **USIM FIFO Count Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												COUNT				
Type												RU				
Reset												0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
4:0	COUNT	COUNT	

80040050 USIM_ETIME **USIM Activation Time Register** **000002BE**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							ETIME									
Type							RW									
Reset							1	0	1	0	1	1	1	1	1	0

Bit(s)	Mnemonic	Name	Description
9:0	ETIME	ETIME	

80040054 USIM_DTIME **USIM Deactivation Time Register** **000000F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											DTIME					
Type											RW					
Reset											0	0	1	1	1	1

Bit(s)	Mnemonic	Name	Description
5:0	DTIME	DTIME	

80040058 USIM_TOUT **Character to Character Waiting Time Register** **00000260**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name											WTIME					
Type											RW					
Reset											0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WTIME															
Type	RW															
Reset	0	0	0	0	0	0	1	0	0	1	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
21:0	WTIME	WTIME	

8004005C USIM_GTIME **Command Block to Block Guard Time Register** **0000000A**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													GTIME			
Type													RW			
Reset													1	0	1	0

Bit(s)	Mnemonic	Name	Description
3:0	GTIME	GTIME	

80040060 USIM_ETIME **TX Error Detection Wait Time Register** **0000000F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											ETIME					
Type											RW					
Reset											0	0	1	1	1	1

Bit(s)	Mnemonic	Name	Description
5:0	ETIME	ETIME	

80040064 USIM_EXT_T **USIM Extended Output Enable** **00000001**
IME **Control Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											EXT_TIME					
Type											RW					
Reset											0	0	0	0	1	

Bit(s)	Mnemonic	Name	Description
3:0	EXT_TIME	EXT_TIME	

80040068 USIM_CGTIM **Character to Character Guard** **00000002**
E **Time Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									CGTIME							
Type									RW							
Reset									0	0	0	0	0	0	1	0

Bit(s)	Mnemonic	Name	Description
7:0	CGTIME	CGTIME	

80040070 USIM_COMDC **USIM Command Control** **00000000**
TRL **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	STAR T							INSD	SIMINS									

Type	WP							RW	RW							
Reset	0							0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15	START	START	1: Start to transfer a T=0 or T=1 command
8	INSD	INSD	0: T=0 instruction is for receiving a command from the USIM card. 1: T=0 instruction is for sending a command to the USIM card.
7:0	SIMINS	SIMINS	

80040074 USIM_COMDL **USIM Command Data Length** **00000000**
EN **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									LEN							
Type									RW							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	LEN	LEN	

80040078 USIM_LEFTL **USIM Command Left Length** **00000000**
EN **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									LEFT							
Type									RU							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
8:0	LEFT	LEFT	

8004007C USIM_LATCH **USIM Latched Data 1 Register** **00000000**
1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									LATCH1							
Type									RU							

Reset										0	0	0	0	0	0	0	0	0
--------------	--	--	--	--	--	--	--	--	--	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
7:0	LATCH1	LATCH1	

80040080 USIM LATCH **USIM Latched Data 2 Register** **00000000**
2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									LATCH2							
Type									RU							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	LATCH2	LATCH2	

80040090 USIM ATRST **USIM Activation Controller State Register** **00000001**
A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								AL	IR							OFF
Type								RU	RU							RU
Reset								0	0							1

Bit(s)	Mnemonic	Name	Description
8	AL	AL	
7	IR	IR	
0	OFF	OFF	0: USIM card is on. 1: USIM card is off.

80040094 USIM ToPTL **USIM Protocol Controller State Register** **00000001**
STA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name										EDC	ALL	ONE	SW2	PROC	HEAD	IDLE
Type										RU	RU	RU	RU	RU	RU	RU
Reset										0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
6	EDC	EDC	
5	ALL	ALL	
4	ONE	ONE	
3	SW2	SW2	
2	PROC	PROC	
1	HEAD	HEAD	
0	IDLE	IDLE	

0: The controller is active.
1: The controller is idle.

80040098 USIM_DBG **USIM Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					DBG7	DBG6	DBG5	DBG4				DBG3				
Type					RU	RU	RU	RU				RU				
Reset					0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				DBG2								DBG1				
Type				RU								RU				
Reset				0	0	0	0	0				0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27	DBG7	DBG7	
26	DBG6	DBG6	
25	DBG5	DBG5	
24	DBG4	DBG4	0: FIFO RX mode 1: FIFO TX mode
20:16	DBG3	DBG3	
12:8	DBG2	DBG2	
4:0	DBG1	DBG1	

8004009C USIM_DBGDA **USIM FIFO Data Debug Register** **00000000**
TA

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					DBGPTR					DBGDATA						
Type					RU					RU						
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
11:8	DBGPTR	DBGPTR	
7:0	DBGDATA	DBGDATA	

800400A0 USIM_DMADA **Data Register Used as HDMA** **00000000**
TA **TX/RX Data Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																



Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									DMADATA							
Type									OTHER							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	DMADATA	DMADATA	

3.16 WIFI-HIF

Module name: WIF_HIF_SDCTL_TOP_DMA Base address: (+oh)

Address	Name	Width	Register Function
00000000	WCIR	32	WLAN Chip ID Register
00000004	WHLPCR	32	WLAN HIF Low Power Control Register
00000008	WSDIOCSR	32	WLAN SDIO Control Status Register (SDIO Only)
0000000C	WHCR	32	WLAN HIF Control Register
00000010	WHISR	32	WLAN HIF Interrupt Status Register
00000014	WHIER	32	WLAN HIF Interrupt Enable Register
00000020	WASR	32	WLAN Abnormal Status Register
00000024	WSICR	32	WLAN Software Interrupt Control Register
00000034	WTDR1	32	WLAN TX Data Register 1
00000050	WRDR0	32	WLAN RX Data Register 0
00000054	WRDR1	32	WLAN RX Data Register 1
00000070	H2DSMoR	32	Host to Device Send Mailbox 0 Register
00000074	H2DSM1R	32	Host to Device Send Mailbox 1 Register
00000078	D2HRMoR	32	Device to Host Receive Mailbox 0 Register
0000007C	D2HRM1R	32	Device to Host Receive Mailbox 1 Register
00000090	WRPLR	32	WLAN RX Packet Length Register
000000D4	WPLRCR	32	WLAN Packet Length Report Control Register
000000D8	WSR	32	WLAN Snapshot Register
000000E0	WASR2	32	WLAN Debug Register
00000130	WTQCR0	32	WLAN TXQ Count Register 0
00000134	WTQCR1	32	WLAN TXQ Count Register 1
00000138	WTQCR2	32	WLAN TXQ Count Register 2
0000013C	WTQCR3	32	WLAN TXQ Count Register 3
00000140	WTQCR4	32	WLAN TXQ Count Register 4
00000144	WTQCR5	32	WLAN TXQ Count Register 5
00000148	WTQCR6	32	WLAN TXQ Count Register 6
0000014C	WTQCR7	32	WLAN TXQ Count Register 7

00000000 WCIR **WLAN Chip ID Register** **00100279**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEVICE_STATUS										W_FU NC_R DY	POR INDI CATO R	REVISION_ID			
Type	RO										RO	W1C	RO			
Reset	0	0	0	0	0	0	0	0			0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CHIP_ID															
Type	RO															
Reset	0	0	0	0	0	0	1	0	0	1	1	1	1	0	0	1

Bit(s)	Name	Description
31:24	DEVICE_STATUS	These status bits are defined by users and can be read by the host driver via SDIO bus interface. For example,

Bit(s)	Name	Description
21	W_FUNC_RDY	watchdog reset status can be read by the host driver even when there is no AHB clock in SDIO controller. Indicate that WLAN functional block has finished its initial procedure and is ready for normal operation This is a sticky bit of HWFCR.W_FUNC_RDY. The driver will keep polling this bit during initialization. After FW is ready and sets up the corresponding bit in FW, the driver can do following control to FW. 0: WLAN functional block is not ready for normal operation. 1: WLAN functional block is ready for normal operation.
20	POR_INDICATOR	Indicates reset occurs including external pin reset, power detect reset, power on reset, SDIO CCCR(0x06).Bit[3] reset (only in SDIO). Write 1 to clear this bit. Writing 0 is meaningless.
19:16	REVISION_ID	Revision ID
15:0	CHIP_ID	Chip ID

00000004 WHLPCR WLAN HIF Low Power Control 00000000
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							W_FW OWN REQ CLR	W_FW OWN REQ SET							W_INT EN CLR	W_INT EN SET
Type							W1S	W1S							W1S	W1S
Reset							0	0							0	0

Bit(s)	Name	Description
9	W_FW_OWN_REQ_CLR	Write 1 to this bit to request firmware to return the ownership of chip WLAN function to host driver. Writing 0 has no meaning. (Refer to "Power Management" section for details). Read always returns 0. This bit will be set during initialization or by firmware writing 1 to HWFCR.FW_OWN_BACK_INT_SET or any driver-domain WLAN interrupts.
8	W_FW_OWN_REQ_SET	Write 1 to this bit to transfer ownership of chip WLAN function to firmware. Writing 0 has no meaning. (Refer to "Power Management" section for details). The host driver should set up this bit to give ownership to firmware only when the host driver has ownership. Read will get the status of WLAN_DRV_OWN. WLAN_DRV_OWN indicates that software driver has the ownership of chip WLAN sub-system. 0: WLAN driver does not have ownership. 1: WLAN driver has ownership.
1	W_INT_EN_CLR	Writing 0 has no meaning. Write 1 to clear WLAN interrupt enable signal. Read always returns 0.
0	W_INT_EN_SET	Writing 0 has no meaning. Write 1 to set up WLAN interrupt enable signal. Read will get the status of W_INT_EN.

Bit(s)	Name	Description
		<p>W_INT_EN indicates the current value of WLAN interrupt enable signal. This enable signal is used for controlling the output of WLAN interrupt signal.</p> <p>0: WLAN interrupt cannot output to host. 1: WLAN interrupt can output to host.</p>

00000008 **WSDIOCSR** **WLAN SDIO Control Status Register (SDIO Only)** 0000000C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													DB_W R_BU SY_E N	DB_R D_BU SY_E N		
Type													RW	RW		
Reset													1	1		

Bit(s)	Name	Description
3	DB_WR_BUSY_EN	<p>Write busy function control bit If the available space of internal TX FIFO is smaller than the pre-defined max. block size, write busy will be asserted. The write busy function can only be used when the block size set is smaller than pre-defined fifo size (i.e. max. block size).</p> <p>0: Disable DMA write busy function 1: Enable DMA write busy function</p>
2	DB_RD_BUSY_EN	<p>Read busy function control bit If the usage of internal RX FIFO is smaller than the pre-defined max. block size, the read busy will be triggered except that the data are the last part of this transaction. The read busy function can only be used when the block size set is smaller than pre-defined fifo size (i.e. max. block size).</p> <p>0: Disable DMA read busy function 1: Enable DMA read busy function</p>

0000000C **WHCR** **WLAN HIF Control Register** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																RX_E NHAN CE_M ODE
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			MAX_HIF_RX_LEN_NUM										RPT_ OWN_ RX_P ACKE T_LE N	RECV_ MAI LBOX RD CLR EN	W_IN T_CL R_CT RL	
Type			RW										RW	RW	RW	

Reset			0	0	0	0	0	0					0	0	0	
-------	--	--	---	---	---	---	---	---	--	--	--	--	---	---	---	--

Bit(s)	Name	Description
16	RX_ENHANCE_MODE	Enable the read of RX data packet, TX count status, RX length, and mailbox information in RX packet enhance mode. 0: disable RX packet enhance mode 1: Enable the read of RX data packet, TX count status, RX length, and mailbox information in RX packet enhance mode. Design limitation: If RX_ENHANCE_MODE are enable, host should read both RX packet and interrupt enhance data at the same time.
13:8	MAX_HIF_RX_LEN_NUM	Maximum number of SDIO controller to report the per-queue RX packets length via INT/ RX enhance mode 0: Report entire 16 RX packets length in the same RX queue without limitation. Others (N): Report at most N RX packet lengths for each RX queue
3	RPT_OWN_RX_PACKET_LEN	Controls RX packet report length and structure in enhance mode If this bit is set to 1, each RX queue can report its own length according to the setting in WPLRCR. The total report length will be changed if this bit is set. The host driver should parse the enhance mode status according to the length setting in WPLRCR to get correct information. 0: Disable the function that each RX queue can report its own packet length and the maximal report length is constrained by max_hif_rx_len_num field in WHCR 1: Enable the function that each RX queue can report its own packet length and the maximal report length can be different by each queue according to the setting in WPLRCR
2	RECV_MAILBOX_RD_CLR_EN	Controls whether the received mail-box (D2HRMoR, D2HRM1R) will be read-clear or not (including read from enhance mode structure)
1	W_INT_CLR_CTRL	Selects the clear mechanism of WLAN interrupt statue (WHISR) It only supports SW_INT and FW_OWN_BACK_INT. 0: Read clear 1: Write 1 clear

00000010 WHISR

WLAN HIF Interrupt Status Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_SW_INT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SW_INT								FW_OWN_BACK_INT	ABNORMAL_INT				RX1_DONE_INT	RX0_DONE_INT	TX_DONE_INT
Type	RC								RC	RO				RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0				0	0	0

Bit(s)	Name	Description
31:8	D2H_SW_INT	Used for software interrupt for WLAN function in FW to

Bit(s)	Name	Description
7	FW_OWN_BACK_INT	host driver direction WLAN firmware writing 1s to HWFICR.Bit[31:8] will set up the corresponding bit field. Firmware has returned the ownership to host driver. This field is set with driver own-back only. Firmware writing 1 to HWFICR. Bit[4] will set up this bit.
6	ABNORMAL_INT	Abnormal event interrupt The abnormal status will be shown in WASR, including: Data overflow of WLAN TX0 and TX1 port; Data underflow of WLAN RX0 and RX1 port; FW_OWN_INVALID_ACCESS.
2	RX1_DONE_INT	When any of the RX length data of RX1 exists in HIF RX length FIFO, this bit will be asserted.
1	RX0_DONE_INT	When any of the RX length data of RX0 exists in HIF RX length FIFO, this bit will be asserted.
0	TX_DONE_INT	If any WTQCR0 ~ WTQCR7 is not 0, this bit will be set. 0: WTQCR0 ~ WTQCR7 are all 0. 1: Any of WTQCR0 ~ WTQCR7 is not 0. WTQCR0 ~ WTQCR7 are read clear. TX_DONE_INT will be cleared after WTQCR0 ~ WTQCR7 are all read out.

00000014 **WHIER**

**WLAN HIF Interrupt Enable
Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_SW_INT_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SW_INT_EN								FW_OWN_BACK_INT_EN	ABNORMAL_INT_EN				RX1_DONE_INT_EN	RX0_DONE_INT_EN	TX_DONE_INT_EN
Type	RW								RW	RW				RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0				0	0	0

Bit(s)	Name	Description
31:8	D2H_SW_INT_EN	WLAN host interrupt output control bits 0: Mask the WLAN related bit interrupt output; the corresponding bits will still be written to WHISR without triggering interrupt. 1: Enable WLAN related bit interrupt output
7	FW_OWN_BACK_INT_EN	WLAN host interrupt output control bits 0: Mask the WLAN related bit interrupt output; the corresponding bits will still be written to WHISR without triggering interrupt. 1: Enable WLAN related bit interrupt output
6	ABNORMAL_INT_EN	WLAN host interrupt output control bits 0: Mask the WLAN related bit interrupt output; the corresponding bits will still be written to WHISR without triggering interrupt. 1: Enable WLAN related bit interrupt output
2	RX1_DONE_INT_EN	WLAN host interrupt output control bits 0: Mask the WLAN related bit interrupt output; the corresponding bits will still be written to WHISR without triggering interrupt. 1: Enable WLAN related bit interrupt output

Bit(s)	Name	Description
1	RXo_DONE_INT_EN	WLAN host interrupt output control bits 0: Mask the WLAN related bit interrupt output; the corresponding bits will still be written to WHISR without triggering interrupt. 1: Enable WLAN related bit interrupt output
0	TX_DONE_INT_EN	WLAN host interrupt output control bits 0: Mask the WLAN related bit interrupt output; the corresponding bits will still be written to WHISR without triggering interrupt. 1: Enable WLAN related bit interrupt output

00000020 WASR **WLAN Abnormal Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																WASR2
Type																RO
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							RX1_UNDERFLOW	RX0_UNDERFLOW							TX1_OVERFLOW	
Type							RC	RC							RC	
Reset							0	0							0	

Bit(s)	Name	Description
16	WASR2	It is abnormal interrupt. See WASR2 for abnormal status table 2.
9	RX1_UNDERFLOW	Data underflow of WLAN RX1 port
8	RX0_UNDERFLOW	Data underflow of WLAN RX0 port
1	TX1_OVERFLOW	Data overflow of WLAN TX1 port

00000024 WSICR **WLAN Software Interrupt Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SW_INT_SET															
Type	W1S															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
31:16	H2D_SW_INT_SET	Host driver writing 1 will set HWFISR. HOST_DRIVER_INT. Writing 0 is meaningless. Read always returns 0. This is used as a communication between driver and firmware, with interrupt functionality to SDIO controller.

00000034 WTDR1 **WLAN TX Data Register 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TX1_DATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TX1_DATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 TX1_DATA	<p>TX1 write data port Read always return 0. Data must be padded to multiples of block when the data to write is more than the size of a single block. Writing data with multiple blocks in one transaction and the remaining in another with byte mode is prohibited.</p>

00000050 WRDR0 **WLAN RX Data Register 0** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RXo_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RXo_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RXo_DATA	<p>RXo read data port Writing has no effect. The RXo data port supports data aggregation. The driver should read the entire RX packets by the last SDIO controller indicated information. The number of total RX aggregation packets is restricted by WHCR.MAX_HIF_RX_LEN_NUM. The length to read must be extended to multiples of block when the data to read are more than the size of a single block. Reading data with multiple blocks in one transaction and the remaining in another with byte mode is prohibited. As long as the host driver knows the total available packet number and length via enhanced interrupt response and/or RX packet enhanced mode, it must read all RX packets in a single transaction. Reading for partial packets is also prohibited.</p>

00000054 WRDR1 **WLAN RX Data Register 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX1_DATA															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX1_DATA															

Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 RX1_DATA	<p>RX1 read data port Writing has no effect. The RX1 data port supports data aggregation. The driver should read the entire RX packets by the last SDIO controller indicated information. The number of total RX aggregation packets is restricted by WHCR. MAX_HIF_RX_LEN_NUM. The data length to read must be extended to multiples of block when the data to read are more than the size of a single block. Reading data with multiple blocks in one transaction and the remaining in another with byte mode is prohibited. As long as the host driver knows the total available packet number and length via enhanced interrupt response and/or RX packet enhanced mode, it must read all RX packets in a single transaction. Reading for partial packets is also prohibited.</p>

00000070 H2DSMoR **Host to Device Send Mailbox 0** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SMo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	H2D_SMo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 H2D_SMo	Used by host driver to transmit data to SDIO controller which will be updated to H2DRMoR and read by FW

00000074 H2DSM1R **Host to Device Send Mailbox 1** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SM1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	H2D_SM1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 H2D_SM1	Used by host driver to transmit data to SDIO controller which will be updated to H2DRM1R and read by FW

00000078 D2HRMoR **Device to Host Receive Mailbox** **00000000**

0 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_RMo															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_RMo															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 D2H_RMo	Used by host driver to receive data from SDIO controller which is updated through D2HSMoR by FW. The property of RO/ RC is by control of WHCR. RECV_MAILBOX_RD_CLR_EN bit.

0000007C D2HRM1R

**Device to Host Receive Mailbox
1 Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_RM1															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_RM1															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 D2H_RM1	Used by host driver to receive data from SDIO controller which is updated through D2HSM1R by FW. The property of RO/ RC is by control of WHCR. RECV_MAILBOX_RD_CLR_EN bit.

00000090 WRPLR

**WLAN RX Packet Length
Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RX1_PACKET_LENGTH															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RXo_PACKET_LENGTH															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 RX1_PACKET_LENGTH	Used to get the next RX packet length in the RX1 length FIFO which is updated by FW HWRQ1CR. When this field is read, it will report only 1 RX packet length in this RX queue, and at most 1 packet will return by the next RX port read.
15:0 RXo_PACKET_LENGTH	Used to get the next RX packet length in RXo length

Bit(s) Name	Description
	FIFO which is updated by FW HWRQoCR. When this field is read, it will report only 1 RX packet length in this RX queue, and at most 1 packet will return by the next RX port read.

000000D4 WPLRCR **WLAN Packet Length Report** **00000000**
Control Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RX1_RPT_PKT_LEN								RXo_RPT_PKT_LEN					
Type			RW								RW					
Reset			0	0	0	0	0	0			0	0	0	0	0	0

Bit(s) Name	Description
13:8 RX1_RPT_PKT_LEN	If the RPT_OWN_RX_PACKET_LEN bit in WHCR is set, the host driver can set up this field to decide the maximal report length for RX queue 1 in enhance mode. The default value 0 is to report maximal packet number 16. The host driver can set up the required length from 0 to 15. It is not allowed to set up this field with value bigger than the maximal packet number.
5:0 RXo_RPT_PKT_LEN	If the RPT_OWN_RX_PACKET_LEN bit in WHCR is set, the host driver can set up this field to decide the maximal report length for RX queue 0 in enhance mode. The default value 0 is to report maximal packet number 16. The host driver can set up the required length from 0 to 15. It is not allowed to set up this field with value bigger than the maximal packet number.

000000D8 WSR **WLAN Snapshot Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SNAPSHOT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SNAPSHOT															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SNAPSHOT	32-bits register which can copy the content of AHB clock domain register read For register with RC property, if there is CRC error during the read access, the host driver should keep reading this snapshot register until there is no CRC error to avoid information loss. SW should not read other registers first; it is atomic operation. For register without RC property, if there is CRC error during the read access, the host can only read the original register again.

Bit(s) Name	Description
	The value in this register will be undefined if the previous read is reading register without RC property.

000000E0 **WASR2** **WLAN Debug Register** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CMD53_ERR_CNT															
Type	RC															
Reset							0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								CMD53_ERR						RD_Timeout	WR_Timeout	FW_OWN_INVALID_ACCESS
Type								RC						RC	RC	RC
Reset								0						0	0	0

Bit(s) Name	Description
25:16 CMD53_ERR_CNT	Number of CMD53_ERR occurs It is read-clear.
8 CMD53_ERR	CMD53 byte count error It means CMD53 read/write counter is not equivalent to CMD_BASE_SETUP. It is read-clear.
2 RD_Timeout	If the host reads data and device cannot prepare the data well in pre-defined period, the timeout interrupt will be triggered. It is read-clear.
1 WR_Timeout	If the host writes data and device cannot receive the data well in pre-defined period, the write timeout interrupt will be triggered. It is read-clear.
0 FW_OWN_INVALID_ACCESS	Will be asserted when registers other than WCIR, WHLPCR and WSDIOCSR are accessed when FW own = 1. Will be cleared when the host reads WASR2.

00000130 **WTQCRo** **WLAN TXQ Count Register 0** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXQ1_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXQo_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 TXQ1_CNT	Indicates the released count of TXQ1 during WTQCRo read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.
15:0 TXQo_CNT	Indicates the released count of TXQo during WTQCRo read access

Bit(s) Name	Description
	The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.

00000134 WTQCR1 **WLAN TXQ Count Register 1** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXQ3_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXQ2_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 TXQ3_CNT	Indicates the released count of TXQ3 during WTQCR1 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.
15:0 TXQ2_CNT	Indicates the released count of TXQ2 during WTQCR1 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.

00000138 WTQCR2 **WLAN TXQ Count Register 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXQ5_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXQ4_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 TXQ5_CNT	Indicates the released count of TXQ5 during WTQCR2 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.
15:0 TXQ4_CNT	Indicates the released count of TXQ4 during WTQCR2 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.

0000013C WTQCR3 **WLAN TXQ Count Register 3** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXQ7_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	TXQ6_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	TXQ7_CNT	Indicates the released count of TXQ7 during WTQCR3 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.
15:0	TXQ6_CNT	Indicates the released count of TXQ6 during WTQCR3 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.

00000140 WTQCR4 **WLAN TXQ Count Register 4** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXQ9_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXQ8_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	TXQ9_CNT	Indicates the released count of TXQ9 during WTQCR4 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.
15:0	TXQ8_CNT	Indicates the released count of TXQ8 during WTQCR4 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.

00000144 WTQCR5 **WLAN TXQ Count Register 5** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXQ11_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXQ10_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	TXQ11_CNT	Indicates the released count of TXQ11 during WTQCR5 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.
15:0	TXQ10_CNT	Indicates the released count of TXQ10 during WTQCR5 read access The unit can be defined by the driver. This field is cleared by read

Bit(s) Name	Description
	operation. Writing has no meaning.

00000148 WTQCR6 **WLAN TXQ Count Register 6** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXQ13_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXQ12_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 TXQ13_CNT	Indicates the released count of TXQ13 during WTQCR6 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.
15:0 TXQ12_CNT	Indicates the released count of TXQ12 during WTQCR6 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.

0000014C WTQCR7 **WLAN TXQ Count Register 7** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXQ15_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TXQ14_CNT															
Type	RC															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:16 TXQ15_CNT	Indicates the released count of TXQ15 during WTQCR7 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.
15:0 TXQ14_CNT	Indicates the released count of TXQ14 during WTQCR7 read access The unit can be defined by the driver. This field is cleared by read operation. Writing has no meaning.

Module name: WIF_HIF_SDCTL_TOP_FW Base address: (+50030000h)

Address	Name	Width	Register Function
50030000	HGFCR	32	HIF Global Firmware Configuration Register
50030004	HGFISR	32	HIF Global Firmware Interrupt Status Register
50030008	HGFIER	32	HIF Global Firmware Interrupt Enable Register
50030018	HCSDCR	32	HIF Clock Stop Detection register

Address	Name	Width	Register Function
5003001C	<u>HGH2DR</u>	32	HIF Global Host to Device Register
50030020	<u>HDBGCR</u>	32	HIF Debug Control Register
50030100	<u>HWFISR</u>	32	HIF WLAN Firmware Interrupt Status Register
50030104	<u>HWFIER</u>	32	HIF WLAN Firmware Interrupt Enable Register
50030110	<u>HWFTeSR</u>	32	HIF WLAN Firmware TX Event 0 Status Register
50030120	<u>HWFTeER</u>	32	HIF WLAN Firmware TX Event 0 Enable Register
50030130	<u>HWFREoSR</u>	32	HIF WLAN Firmware RX Event 0 Status Register
50030134	<u>HWFRE1SR</u>	32	HIF WLAN Firmware RX Event 1 Status Register
50030140	<u>HWFREoER</u>	32	HIF WLAN Firmware RX Event 0 Enable Register
50030144	<u>HWFRE1ER</u>	32	HIF WLAN Firmware RX Event 1 Enable Register
50030150	<u>HWFICR</u>	32	HIF WLAN Firmware Interrupt Control Register
50030154	<u>HWFCR</u>	32	HIF WLAN Firmware Control Register
50030158	<u>HWTDCR</u>	32	HIF WLAN TX DMA Control Register
500301A0	<u>H2DRMoR</u>	32	Host to Device Receive Mailbox 0 Register
500301A4	<u>H2DRM1R</u>	32	Host to Device Receive Mailbox 1 Register
500301A8	<u>D2HSMoR</u>	32	Device to Host Send Mailbox 0 Register
500301AC	<u>D2HSM1R</u>	32	Device to Host Send Mailbox 1 Register
500301C0	<u>HWRQoCR</u>	32	HIF WLAN RX Queue 0 Control Register
500301C4	<u>HWRQ1CR</u>	32	HIF WLAN RX Queue 1 Control Register
500301E0	<u>HWRLFACR</u>	32	HIF WLAN RX Length FIFO Available Count Register
500301E8	<u>HWDMACR</u>	32	HIF WLAN DMA Control Register
500301F0	<u>HSDIOTOCR</u>	32	HIF SDIO Timeout Control Register
50030210	<u>HWDBGCR</u>	32	HIF WLAN Debug Control Register
50030214	<u>HWDBGPLR</u>	32	HIF WLAN Debug Packet Length Register

50030000 HGFCR

**HIF Global Firmware
Configuration Register**

40020001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		SW_SEL_CLKBLK	SW_SELECT_NONBLK	PAD_CR_SELECT_FW	PB_HCLK_DIS	EHPI_HCLK_DIS	SPI_HCLK_DIS	SDIO_HCLK_DIS						FORCE_SD_HS	HCLK_NO_GATE	INT_TERM_CYCLE_MASK
Type		RW	RW	RW	RW	RW	RW	RW						RW	RW	RW
Reset		1	0	0	0	0	0	0						0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						SDCTL_BSY	CARD_IS_18V	HINT_AS_FW_OB		SDIO_PIO_SEL	EHPI_MODE	SPI_MODE		DB_HIF_SEL		
Type						RW	RW	RW		RO	RO	RO		RO		
Reset						0	0	0		0	0	0		0	0	1

Bit(s)	Name	Description
30	SW_SEL_CLKBLK	SW enables this bit to take over the control of balance and non-balance SD clock for pad macro. The need for non-balance SD clock for pad macro is due to tight output timing specification. The default setting is controlled by the hardware to decide the clock balance. However, the flexibility

Bit(s)	Name	Description
29	SW_SET_CLK_NONBLC	is kept for SW to decide the balance or nonbalance clock tree for the SDIO pad macro. 0: The balance/non-balance SD clock for pad macro is controlled by HW. 1: The balance/non-balance SD clock for pad macro is controlled by SW. SW enables this bit to use balance and non-balance SD clock for pad macro.
28	PAD_CR_SET_BY_FW	0: Use balance sd clock for pad macro 1: Use non-balance sd clock for pad macro Enables pad macro control register test mode Firmware writes this bit then gets the ownership to access these pad macro control registers.
27	PB_HCLK_DIS	0: Pad macro control register set by host driver (normal mode) 1: Pad macro control register set by firmware (test mode) Disables AHB clock for PIO-based function design Will be set when PIO-based function is not used in some specific Configurations. Otherwise, PIO-based function cannot work normally.
26	EHPI_HCLK_DIS	0: AHB clock is not disabled. 1: Disable AHB clock. Disables AHB clock for EHPI interface Will be set when EHPI is not used in some specific Configurations. Otherwise, EHPI cannot work normally.
25	SPI_HCLK_DIS	0: AHB clock is not disabled. 1: Disable AHB clock. Disables AHB clock for SPI interface Will be set when SPI is not used in some specific Configurations. Otherwise, SPI cannot work normally.
24	SDIO_HCLK_DIS	0: AHB clock is not disabled. 1: Disable AHB clock. Disables AHB clock for SDIO1 interface Will be set when SDIO is not used in some specific Configurations. Otherwise, SDIO cannot work normally.
18	FORCE_SD_HS	0: AHB clock is not disabled. 1: Disable AHB clock. Card capability setting method is provided to force high speed. Use external effuse or R/W interface to enable this function according to IP Configuration. 0: SDIO is in the operation mode specified in EHS of CCCR. 1: FORCE SDIO to operate in high speed despite the value of EHS of CCCR.
17	HCLK_NO_GATED	0: SDIO controller will gate some parts of AHB clock inside automatically for the unused period. 1: AHB clock inside SDIO controller will always be turned on.
16	INT_TER_CYC_MASK	Determines if SDIO should be driven high to bus bit during the interrupt termination cycle 0: Always drive high during the termination cycle 1: Drive high during the termination cycle only when it is in interrupt period.
10	SDCTL_BUSY	Indicates SDIO controller is busy or not 0: SDIO controller is not busy. 1: SDIO controller is still busy.
9	CARD_IS_18V	Firmware writes 1 to this field to show the voltage switch process is done and the card is in 1.8v state. 0: Card is not in 1.8v state. 1: Card is in 1.8v state (UHS mode).
8	HINT_AS_FW_OB	Uses interrupt to host as a firmware own back control 0: Host interrupt to host will not trigger firmware own back. 1: Host interrupt to host will trigger firmware own back.
6	SDIO_PIO_SEL	Host interface for SDIO PIO-based function in used

Bit(s)	Name	Description
5	EHPI_MODE	0: SDIO PIO mode is not used. 1: SDIO PIO mode is used. Indicates if EHPI8-mode or EHPI16-mode is used
4	SPI_MODE	0: EHPI16-mode of EHPI is used. 1: EHPI8-mode of EHPI is used. Indicates if TI-mode or Motor-mode is used
2:0	DB_HIF_SEL	Host interface for DMA-based function in use 0x1: SDIO 0x2: SPI 0x4: EHPI

50030004 **HGFISR** HIF Global Firmware Interrupt Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					SD1_SET_DS_INT	SD1_SET_XTAL_UPD_INT	CHG_TO_18V_REQ_INT	CMD53_ERROR_INT	PB_INT	DB_INT	SDIO_SET_ABT	SDIO_SET_RES	DRV_SET_PB_OE	DRV_SET_DB_OE	DRV_CLR_PB_OE	DRV_CLR_DB_OE
Type					W1C	W1C	W1C	W1C	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11	SD1_SET_DS_INT	(For SDIO interface only) If the host sets up the CCCR deep sleep register, this bit will be set. After firmware detects this event, it can know the information that the host wants the device to enter deep sleep mode. Firmware can clear this bit by writing 1. Writing 0 is meaningless.
10	SD1_SET_XTAL_UPD_INT	(For SDIO interface only) If the host sets up the CCCR xtal frequency update register, this bit will be set. After firmware detects this event, it can know the information that the host has updated the xtal frequency. Firmware can then read HGH2DR to know the updated frequency value. Firmware can clear this bit by writing 1. Writing 0 is meaningless.
9	CHG_TO_18V_REQ_INT	Host sends command 11 to request device to change voltage to 1.8v. Firmware receives the interrupt or polls the status to start the voltage switch. After the voltage switch is done, firmware will write the card is in 1.8v status to HGFCR.
8	CMD53_ERROR_INT	CMD53 byte count error CMD53 read/write counter is not equivalent to CMD_BASE_SETUP. It is write 1 clear.
7	PB_INT	Status bit of PIO-based function firmware interrupt Status bit of DMA-based function firmware interrupt SDIO writes 1 to SDIO CCCR.ABORT to abort transaction. After firmware detects this event, the TX and RX queue should be stopped by firmware, and the data in buffer should be discarded. Firmware can clear this bit by writing 1. Writing 0 is
6	DB_INT	
5	SDIO_SET_ABT	

Bit(s)	Name	Description
4	SDIO_SET_RES	<p>meaningless.</p> <p>SDIO writes 1 to SDIO CCCR.RES to assert software reset.</p> <p>After firmware detects this event, it should disable the sub-systems on SDIO interface.</p> <p>Firmware can clear this bit by writing 1. Writing 0 is meaningless.</p>
3	DRV_SET_PB_IOE	<p>(For SDIO interface only) If host the sets up the CCCR.IOE bit of PIO-based functional block, this bit will be set.</p> <p>After firmware detects this event, it should enable sub-system which uses PIO-based function.</p> <p>Firmware can clear this bit by writing 1. Writing 0 is meaningless.</p>
2	DRV_SET_DB_IOE	<p>(For SDIO interface only) If the host sets up the CCCR.IOE bit of DMA-based functional block, this bit will be set.</p> <p>After firmware detects this event, it should enable sub-system which uses DMA-Based function.</p> <p>Firmware can clear this bit by writing 1. Writing 0 is meaningless.</p>
1	DRV_CLR_PB_IOE	<p>(For SDIO interface only) If the host clears the CCCR.IOE bit of PIO-based functional block, this bit will be set.</p> <p>After firmware detects this event, it should disable sub-system which uses PIO-based function.</p> <p>Firmware can clear this bit by writing 1. Writing 0 is meaningless.</p>
0	DRV_CLR_DB_IOE	<p>(For SDIO interface only) If the host clears the CCCR.IOE bit of DMA-based functional block, this bit will be set.</p> <p>After firmware detects this event, it should disable sub-system which uses DMA-based function.</p> <p>Firmware can clear this bit by writing 1. Writing 0 is meaningless.</p>

50030008 HGFIER

HIF Global Firmware Interrupt
 Enable Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					SD1_SET_DS_INT_EN	SD1_SET_XTAL_UPD_INT_EN	CHG_TO_18V_REG_UPDATE_EN	CRC_ERROR_INT_EN	PB_INTERRUPT_EN	DB_INTERRUPT_EN	SDIO_SET_ABSTRACT_INT_EN	SDIO_SET_RESOURCE_INT_EN	DRV_SET_PB_INTERRUPT_EN	DRV_SET_DB_INTERRUPT_EN	DRV_CLR_PB_INTERRUPT_EN	DRV_CLR_DB_INTERRUPT_EN
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
11	SD1_SET_DS_INT_EN	<p>Common firmware interrupt output control for each bit corresponding to bits defined in HGFIER</p> <p>0: Disable the related bit interrupt output</p>

Bit(s)	Name	Description
10	SD1_SET_XTAL_UPD_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
9	CHG_TO_18V_REQ_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
8	CRC_ERROR_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
7	PB_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
6	DB_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
5	SDIO_SET_ABT_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
4	SDIO_SET_RES_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
3	DRV_SET_PB_IOE_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
2	DRV_SET_DB_IOE_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
1	DRV_CLR_PB_IOE_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output
0	DRV_CLR_DB_IOE_INT_EN	1: Enable the related bit interrupt output Common firmware interrupt output control for each bit corresponding to bits defined in HGFISR 0: Disable the related bit interrupt output

50030018 **HCSDCR**

HIF Clock Stop Detection register

00017318

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													SDCLK_STOP_NUM			
Type													RW			
Reset													0	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SDCLK_STOP_NUM															
Type	RW															
Reset	0	1	1	1	0	0	1	1	0	0	0	1	1	0	0	0

Bit(s) Name	Description
19:0 SDCLK_STOP_NUM	<p>For SDIO 3.0 design, host driver needs to issue CMD11 to switch voltage to 1.8v to enter UHS mode.</p> <p>This field is to set the hardware timer threshold for SDIO hardware to judge if the SD clock has been stopped or not. According to SDIO 3.0 specification, the host should stop the clock at least 5ms for device to switch voltage from 3.3V to 1.8V. The unit of this field is based on the AHB clock cycle number.</p>

5003001C HGH2DR **HIF Global Host to Device Register** **00000003**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														XTAL_FREQ		
Type														RO		
Reset														0	1	1

Bit(s) Name	Description
2:0 XTAL_FREQ	<p>Host can write this CCCR vender unique register to update the xtal frequency information for FW to read.</p> <p>When the host writes 1 to this field, hardware will send an interrupt to firmware to notice that the xtal frequency has been updated by the host. Firmware can read the firmware domain HGH2DR register to derive the updated xtal frequency.</p>

50030020 HDBGCR **HIF Debug Control Register** **10100000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DEBUG_MONH								DEBUG_MONL							
Type	RO								RO							
Reset	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FLAG_HSEL								FLAG_LSEL							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:24 DEBUG_MONH	<p>Debug flag monitor for high byte</p> <p>Shows the flag value specified in FLAG_HSEL.</p>
23:16 DEBUG_MONL	<p>Debug flag monitor for low byte</p> <p>Shows the flag value specified in FLAG_LSEL</p>
15:8 FLAG_HSEL	<p>Flag number of high byte for debugging</p> <p>Selects which flag for debugging in high byte.</p>
7:0 FLAG_LSEL	<p>Flag number of low byte for debugging</p> <p>Selects which flag for debugging in low byte.</p>

50030100 HWFISR **HIF WLAN Firmware Interrupt Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SW_INT															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RX_EVENT_1	RX_EVENT_0				TX_EVENT_0				WR_TIMEOUT_INT	RD_TIMEOUT_INT		DRV_CLR_FW_OWN	DRV_SET_FW_OWN
Type			RO	RO				RO				W1C	W1C		W1C	W1C
Reset			0	0				0				0	0		0	0

Bit(s)	Name	Description
31:16	H2D_SW_INT	For software interrupt for WLAN function. The host driver writing 1s to WSICR [31:16] will set up the corresponding bit field.
13	RX_EVENT_1	If there is any interrupt asserted in HWFRE1SR, this bit will be asserted. The bit will be de-asserted after software driver clears the interrupt event in HWFRE1SR.
12	RX_EVENT_0	If there is any interrupt asserted in HWFREoSR, this bit will be asserted. The bit will be de-asserted after software driver clears the interrupt event in HWFREoSR.
8	TX_EVENT_0	If there is any interrupt asserted in HWFTeSR, this bit will be asserted. The bit will be de-asserted after software driver clears the interrupt event in HWFTeSR.
4	WR_TIMEOUT_INT	If the host writes data and device cannot receive the data well in pre-defined period, the write timeout interrupt will be triggered. Firmware should receive the write timeout interrupt and tx_overflow interrupt simultaneously.
3	RD_TIMEOUT_INT	If the host reads data and device cannot prepare the data well in pre-defined period, the timeout interrupt will be triggered. Firmware should receive the timeout interrupt and rx_underflow interrupt simultaneously.
1	DRV_CLR_FW_OWN	If software driver writes 1 to "WHLPCR.FW_OWN_REQ_CLR", this bit will be set to 1, and it means software driver wants firmware to return the ownership of WLAN sub-system. Firmware must wake up WLAN sub-system from sleep mode and write 1 to HWFICR.FW_OWN_BACK_INT_SET. Firmware can clear this bit by writing 1. Writing 0 is meaningless.
0	DRV_SET_FW_OWN	If software driver writes 1 to "WHLPCR.FW_OWN_REQ_SET", this bit will be set to 1, and it means software driver transfers the ownership of WLAN sub-system to firmware. Firmware can force WLAN sub-system into sleep mode. Firmware can clear this bit by writing 1. Writing 0 is meaningless.

50030104 **HWFIER** HIF WLAN Firmware Interrupt Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_SW_INT_EN															
Type	RW															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			RX_EVENT_1_INT_EN	RX_EVENT_0_INT_EN				TX_EVENT_0_INT_EN				WR_TIMEOUT_INT_EN	RD_TIMEOUT_INT_EN		DRV_CLR_FW_OWN_INT_EN	DRV_SET_FW_OWN_INT_EN
Type			RW	RW				RW				RW	RW		RW	RW
Reset			0	0				0				0	0		0	0

Bit(s)	Name	Description
31:16	H2D_SW_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
13	RX_EVENT_1_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
12	RX_EVENT_0_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
8	TX_EVENT_0_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
4	WR_TIMEOUT_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
3	RD_TIMEOUT_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
1	DRV_CLR_FW_OWN_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
0	DRV_SET_FW_OWN_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output

50030110 **HWFTEoSR**

HIF WLAN Firmware TX Event
o Status Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TX1_OVERFLOW									TX1_RDY
Type							W1C									W1C
Reset							0									0

Bit(s)	Name	Description
9	TX1_OVERFLOW	Data overflow of WLAN TX1 port Firmware can clear this bit by writing 1. Writing 0 is meaningless.
1	TX1_RDY	If a complete frame has been moved to WLAN TX1 queue form host and the ownership bit of the buffer descriptor is cleared, this bit will be set.

Bit(s) Name	Description
	Firmware can clear this bit by writing 1. Writing 0 is meaningless.

50030120 HWFTEoER **HIF WLAN Firmware TX Event** **00000000**
o Enable Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TX1_ OVERFLOW_INT_EN								TX1_RDY_INT_EN	
Type							RW								RW	
Reset							0								0	

Bit(s) Name	Description
9 TX1_OVERFLOW_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
1 TX1_RDY_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output

50030130 HWFREoSR **HIF WLAN Firmware RX Event** **00000000**
o Status Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							RX_LEN_FIFO1_OVERFLOW	RX_LEN_FIFO0_OVERFLOW								
Type							W1C	W1C								
Reset							0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							RX1_UNDEFLOW	RX0_UNDEFLOW							RX1_DONE	RX0_DONE
Type							W1C	W1C							W1C	W1C
Reset							0	0							0	0

Bit(s) Name	Description
25 RX_LEN_FIFO1_OVERFLOW	RX length FIFO 1 over-flow This interrupt will be generated whenever FW attempts to set up RX length FIFO by HWRQ1CR when the packet length FIFO is already full leading to FIFO overflow. The entry in packet length FIFO will be pushed in by FW and popped out when the corresponding RX length is read by the host driver.

Bit(s)	Name	Description
24	RX_LEN_FIFOo_OVERFLOW	RX length FIFO o over-flow This interrupt will be generated whenever FW attempts to set up RX length FIFO by HWRQoCR when the packet length FIFO is already full leading to FIFO overflow. The entry in packet length FIFO will be pushed in by FW and popped out when the corresponding RX length is read by the host driver.
9	RX1_UNDERFLOW	Data underflow of WLAN RX1 port Firmware can clear this bit by writing 1. Writing 0 is meaningless.
8	RXo_UNDERFLOW	Data underflow of WLAN RXo port Firmware can clear this bit by writing 1. Writing 0 is meaningless.
1	RX1_DONE	If a complete frame has been moved to the host from WLAN RX1 queue (which also implies the corresponding entry is popped out from RX1 length FIFO), this bit will be set. Firmware can clear this bit by writing 1. Writing 0 is meaningless.
0	RXo_DONE	If a complete frame has been moved to the host from WLAN RXo queue (which also implies the corresponding entry is popped out from RXo length FIFO), this bit will be set. Firmware can clear this bit by writing 1. Writing 0 is meaningless.

50030134 **HWFRE1SR** **HIF WLAN Firmware RX Event** **00000000**
1 Status Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RX1_OWN_CLEAR_DONE	RXo_OWN_CLEAR_DONE
Type															W1C	W1C
Reset															0	0

Bit(s)	Name	Description
1	RX1_OWN_CLEAR_DONE	If a complete frame has been moved to internal FIFO from WLAN RX1 queue and the ownership bit of the buffer descriptor is cleared, this bit will be set. Firmware can clear this bit by writing 1. Writing 0 is meaningless.
0	RXo_OWN_CLEAR_DONE	If a complete frame has been moved to internal FIFO from WLAN RXo queue and the ownership bit of the buffer descriptor is cleared, this bit will be set. Firmware can clear this bit by writing 1. Writing 0 is meaningless.

50030140 **HWFREoER** **HIF WLAN Firmware RX Event** **00000000**

0 Enable Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							RX_LEN_FIFO1_OVERFLOW_INT_EN	RX_LEN_FIFO0_OVERFLOW_INT_EN								
Type							RW	RW								
Reset							0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							RX1_UNDERFLOW_INT_EN	RX0_UNDERFLOW_INT_EN							RX1_DONE_INT_EN	RX0_DONE_INT_EN
Type							RW	RW							RW	RW
Reset							0	0							0	0

Bit(s)	Name	Description
25	RX_LEN_FIFO1_OVERFLOW_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
24	RX_LEN_FIFO0_OVERFLOW_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
9	RX1_UNDERFLOW_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
8	RX0_UNDERFLOW_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
1	RX1_DONE_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
0	RX0_DONE_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output

50030144 HWFRE1ER

**HIF WLAN Firmware RX Event
 1 Enable Register**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															RX1_OWN_CLEAR_DONE_I	RX0_OWN_CLEAR_DONE_I

																	NT_E N	NT_E N	
Type																		RW	RW
Reset																		0	0

Bit(s)	Name	Description
1	RX1_OWN_CLEAR_DONE_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output
0	RX0_OWN_CLEAR_DONE_INT_EN	WLAN firmware interrupt output control for each bit 0: Disable the related bit interrupt output 1: Enable the related bit interrupt output

50030150 HWFICR **HIF WLAN Firmware Interrupt Control Register** **00000010**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_SW_INT_SET															
Type	W1S															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SW_INT_SET											FW_O WN_B ACK_ INT_ SET				
Type	W1S											W1S				
Reset	0	0	0	0	0	0	0	0				1				

Bit(s)	Name	Description
31:8	D2H_SW_INT_SET	Firmware writing 1s will set up WHISR.D2H_SW_INT. Writing 0 is meaningless. Read always returns 0. This is used as a communication between FW to driver, with interrupt functionality to host driver HIF.
4	FW_OWN_BACK_INT_SET	Firmware writing 1 will set up WHISR.FW_OWN_BACK_INT. Writing 0 is meaningless. It will also clear WLAN_FW_OWN bit and set up WHLPCR.WLAN_DRV_OWN bit. If driver requests firmware to return the ownership or firmware wants to wake up the driver, firmware can set up this bit. Read will get the status of WLAN_FW_OWN bit. WLAN_FW_OWN indicates that WLAN firmware has the ownership of chip WLAN sub-system. This bit will be cleared by firmware writing 1 to HWFICR.FW_OWN_BACK_INT_SET or any WLAN driver-domain interrupt. 0: WLAN firmware does not have ownership. 1: WLAN firmware has ownership.

50030154 HWFCR **HIF WLAN Firmware Control Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																W_FUNC_RDY
Type																RW
Reset																0

Bit(s) Name	Description
0 W_FUNC_RDY	<p>Indicates WLAN functional block's current status If WLAN functional block has finished its initial procedure and it is ready for normal operation, firmware should set up this bit. If WLAN functional block is disabled, this bit should be cleared. This is a sticky bit of WCIR.W_FUNC_RDY. 0: WLAN functional block is not ready for normal operation. 1: WLAN functional block is ready for normal operation.</p>

50030158 HWTDCR **HIF WLAN TX DMA Control** **02000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							TXQ1_DMA_STATUS								TXQ1_DMA_RUM	
Type							RO								W1S	
Reset							1								0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							TXQ1_DMA_START								TXQ1_DMA_STOP	
Type							W1S								W1S	
Reset							0								0	

Bit(s) Name	Description
25 TXQ1_DMA_STATUS	<p>Read for TX1 queue DMA status When the HIF controller is reset, the queue will be in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue will enter active state. When the queue is empty or stopped by a STOP command, it will return to the inactive state. 0: Inactive 1: Active</p>
17 TXQ1_DMA_RUM	<p>Resumes TX1 queue DMA to operate The DMA will reload the chain descriptor from the current address. Firmware writes 1 to enable the DMA. Writing 0 is meaningless. Read always returns 0.</p>
9 TXQ1_DMA_START	<p>Starts TX1 queue DMA operation The DMA will load the chain descriptor from the address assigned by HWFTQ1SAR. SW must check if TXQ1_DMA_STATUS is inactive before it starts. Writing 0 is meaningless. Read always returns 0.</p>
1 TXQ1_DMA_STOP	<p>Stops TX1 queue DMA operation It will not clear the result of TX count set by HWTPCCR(WTSRo/</p>

Bit(s) Name	Description
	WTSR1). Firmware writes 1 to stop the DMA. Writing 0 is meaningless. Read always returns the current DMA activity. 0: Stopped 1: Stopped command is on-going. If one data port to multiple queues design is configured, any one of these queues stopped will lead to these queues stopping at the same time (e.g. If TX queue 1 stops, TX queue 2, 3, 4, 5, 6, 7 will also stop by HW since they share the same data port).

500301A0 H2DRMoR **Host to Device Receive Mailbox** **00000000**
0 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_RMo															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	H2D_RMo															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 H2D_RMo	Used by firmware to receive data from SDIO controller which is updated through H2DSMoR by host driver

500301A4 H2DRM1R **Host to Device Receive Mailbox** **00000000**
1 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	H2D_RM1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	H2D_RM1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 H2D_RM1	Used by firmware to receive data from SDIO controller which is updated through H2DSM1R by host driver

500301A8 D2HSMoR **Device to Host Send Mailbox** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_SMo															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SMo															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 D2H_SMO	Used by firmware to transmit data to SDIO controller which is updated to D2HRMOR and read by host driver

500301AC D2HSM1R **Device to Host Send Mailbox 1** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	D2H_SM1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	D2H_SM1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 D2H_SM1	Used by firmware to transmit data to SDIO controller which is updated to D2HRM1R and read by host driver

500301Co HWRQoCR **HIF WLAN RX Queue 0 Control** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													RXQo_DMA_STATUS	RXQo_DMA_RUM	RXQo_DMA_START	RXQo_DMA_STOP
Type													RO	W1S	W1S	W1S
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RXQo_PACKET_LENGTH															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
19 RXQo_DMA_STATUS	Read for RXo queue DMA status When the SDIO controller is reset, the queue will be in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue will enter active state. When the queue is empty or stopped by a STOP command, it will return to the inactive state. 0: Inactive 1: Active
18 RXQo_DMA_RUM	Resumes RXo queue DMA to operate The DMA will reload the chain descriptor from the current address. Firmware writes 1 to enable the DMA. Writing 0 is meaningless. Read always returns 0.
17 RXQo_DMA_START	Starts RXo queue DMA operation The DMA will load the chain descriptor from the address

Bit(s)	Name	Description
16	RXQo_DMA_STOP	assigned by HWFRQoSAR. SW must check if RXQo_DMA_STATUS is inactive before it starts. Writing 0 is meaningless. Read always returns 0. Stops RXo queue DMA operation The content in RXQo FIFO and RXQo length FIFO will be cleared. Firmware writes 1 to stop the DMA. Writing 0 is meaningless. Read returns the current RXQo operation state. 0: Stop operation is finished. 1: Stop operation is on-going.
15:0	RXQo_PACKET_LENGTH	When write: Indicates HIF that 1 RX packet in this packet length is queued into this RX queue. When read: Read the 1st RX packet length indicated from this queue and will be 0 when queue is empty. FW will write this FIFO-like port (at most 64 entries depending on the hardware Configuration for each project) together with RXQo_DMA_RUM bit set after RX packet is queued into descriptor chain. RX packet with length set by this field can be read by the host driver which is through reading WRPLR, INT enhance mode or RX enhance mode. Non-empty entry will generate RX done interrupt, and the corresponding entry will be cleared by HW after this packet length is read by the host driver. Writing 0 is meaningless.

500301C4 HWRQ1CR

HIF WLAN RX Queue 1 Control
Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													RXQ1_DMA_STATUS	RXQ1_DMA_RUM	RXQ1_DMA_STA_RT	RXQ1_DMA_STOP
Type													RO	W1S	W1S	W1S
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX1_PACKET_LENGTH															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19	RXQ1_DMA_STATUS	Read for RXQ1 DMA status When the SDIO controller is reset, the queue will be in the inactive state by default. After receiving a START or RESUME command and executing it without error, the queue will enter active state. When the queue is empty or stopped by a STOP command, it will return to the inactive state. 0: Inactive 1: Active
18	RXQ1_DMA_RUM	Resumes RX1 queue DMA to operate The DMA will reload the chain descriptor from the current address. Firmware writes 1 to enable the DMA. Writing 0 is meaningless. Read always returns 0.

Bit(s)	Name	Description
17	RXQ1_DMA_START	Starts RX1 queue DMA operation The DMA will load the chain descriptor from the address assigned by HWFRQ1SAR. SW must check if RXQ1_DMA_STATUS is inactive before it starts.
16	RXQ1_DMA_STOP	Writing 0 is meaningless. Read always returns 0. Stops RX1 queue DMA operation The content in RXQ1 FIFO and RXQ1 length FIFO will be cleared. Firmware writes 1 to stop the DMA. Writing 0 is meaningless. Read returns the current RXQ1 operation state. 0: Stopped 1: Active
15:0	RX1_PACKET_LENGTH	When write: Indicates HIF that 1 RX packet in this packet length is queued into this RX queue. When read: Read the 1st RX packet length indicated from this queue, and will be 0 when queue is empty. FW will write this FIFO-like port (at most 64 entries depending on the hardware configuration for each project) together with RXQ1_DMA_RUM bit set after RX packet is queued into descriptor chain. RX packet with length been set by this field can be read by the host driver which is through reading WRPLR, INT enhance mode or RX enhance mode. Non-empty entry will generate RX done interrupt, and the corresponding entry will be cleared by HW after this packet length is read by the host driver. Writing 0 is meaningless.

500301E0 **HWRLFACR**

HIF WLAN RX Length FIFO Available Count Register

00001010

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RX1_LEN_FIFO_AVAIL_CNT									RX0_LEN_FIFO_AVAIL_CNT						
Type	RO									RO						
Reset		0	0	1	0	0	0	0		0	0	1	0	0	0	0

Bit(s)	Name	Description
14:8	RX1_LEN_FIFO_AVAIL_CNT	Indicates RX1 length FIFO available count SW should prevent push extra entries into FIFO. If under the definition of SDCTL_RXD_PACKET_LEN_16, the maximum is 16.
6:0	RX0_LEN_FIFO_AVAIL_CNT	Indicates RX0 length FIFO available count SW should prevent pushing extra entries into FIFO. If under the definition of SDCTL_RXE_PACKET_LEN_16, the maximum is 16.

500301E8 **HWDMACR**

HIF WLAN DMA Control Register

0000004E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									AHB_BURST_SIZE		AHB_PROT2_CTL		ARBITER_MODE	DMA_BST_SIZE	DEST_BST_TYP	AHB_1KBNDRY_PRTCT
Type									RW		RW		RW	RW	RW	RW
Reset									0	1	0	0	1	1	1	0

Bit(s)	Name	Description
7:6	AHB_BURST_SIZE	WDMA burst size 0x1: Burst 8
5:4	AHB_PROT2_CTL	Controls AHB bus Protection 2 function
3	ARBITER_MODE	For normal mode, the arbitration algorithm is more preferred for TX direction (from host to FW), which is good for reducing the duration time of write busy in SDIO interface. For reserve mode, it is more aggressive than normal mode, which means RX will not be executed unless TX is completed.
2	DMA_BST_SIZE	Determines DMA burst size 0: 4 DW 1: 8 DW
1	DEST_BST_TYP	Specifies AHB burst type for HWO write back
0	AHB_1KBNDRY_PRTCT	Specifies protection of 1K boundary or not

500301F0 HSDIOTOCR HIF SDIO Timeout Control 00032000
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name															REG_WR_TIMEOUT_EN	REG_RD_TIMEOUT_EN
Type															RW	RW
Reset															1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	REG_TIMEOUT_NUM															
Type	RW															
Reset	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
17	REG_WR_TIMEOUT_EN	Firmware can write 0 to this field to disable SDIO write timeout function and wirt 1 to enable the function. 0: Disable SDIO timeout function 1: Enable SDIO timeout function
16	REG_RD_TIMEOUT_EN	Firmware can write 0 to this field to disable SDIO read timeout function and wirt 1 to enable the function. 0: Disable SDIO timeout function 1: Enable SDIO timeout function
15:0	REG_TIMEOUT_NUM	Firmware can write this field to decide the timeout threshold Unit: SDIO clock cycle number

Bit(s)	Name	Description
--------	------	-------------

50030210 HWDBGCR **HIF WLAN Debug Control** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													TX1_	RX1_	RXo_	NO_D
													RECO	RECO	RECO	MU_D
													RD_E	RD_E	RD_E	BG_M
													N	N	N	ODE
Type													RW	RW	RW	RW
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBG_PKTLEN_OFFSET															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
19	TX1_RECORD_EN	Firmware can write 1 to this field to enable TX1 data port record in debug mode.
18	RX1_RECORD_EN	Firmware can write 1 to this field to enable RX1 data port record in debug mode.
17	RXo_RECORD_EN	Firmware can write 1 to this field to enable RXo data port record in debug mode.
16	NO_DMU_DBG_MODE	Firmware can write 1 to this field to enable virtual direct DMA debug mode.
15:0	DBG_PKTLEN_OFFSET	<p>When this mode is enabled, the data transfer between SDIO controller and SDIO wrapper will also be written to SDIO internal memory in PIO mode for debugging. Firmware can enable the data port to be recorded by writing 1 to the corresponding field in this register. Only one data port can be recorded at a time for debug mode so that the recording condition can be applied to that port correctly. The recording condition is packet size and packet length offset. Packets that meet both two criteria will be recorded.</p> <p>Since the memory used for debugging is only roughly 2KB and might not be enough to record one full packet size, firmware can set up this field to indicate the offset of one packet size to be recorded.</p> <p>This field is limited by DW alignment size. e.g. firmware writing 20 to this field means that the data from byte 21 will be recorded.</p>

50030214 HWDBGPLR **HIF WLAN Debug Packet** **00000000**
Length Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBG_LEN_UP_BOUND															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBG_LEN_LOW_BOUND															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
--------	------	-------------

Bit(s) Name	Description
31:16 DBG_LEN_UP_BOUND	Firmware can write this field to decide the upper bound packet size to record. Packets that meet both the upper and lower bound criteria will be recorded.
15:0 DBG_LEN_LOW_BOUND	Firmware can write this field to decide the lower bound packet size to record. Packets that meet both the upper and lower bound criteria will be recorded.

Module name: WIF_HIF_Connsys_HIF Base address: (+180f0000h)

Address	Name	Width	Register Function
180F0000	SDIO_CMD_BASE	32	CMD52/CMD53 Command Information
180F0004	CMD52	32	CMD52 Port (Read/Write SDIO on Funco)
180F0008	CMD3	32	CMD3 Port (Read only: R6 response)
180F000C	CMD5	32	CMD5 Port (Read only: R4 response)
180F0010	CMD7	32	CMD7 Port (Read only: R1 response)
180F0014	CMD11	32	CMD11 Port (Read only: R1 response)
180F1000	CMD53	32	CMD53 Port (General read/write SDIO)
180F0200	CONN_HIF_REG00	32	CONN_HIF_REG00
180F0204	CONN_HIF_REG01	32	CONN_HIF_REG01
180F0208	CONN_HIF_REG02	32	CONN_HIF_REG02
180F0300	CONN_HIF_DBGCR00	32	WIF-HIF Debug Register
180F0304	CONN_HIF_DBGCR01	32	WIF-HIF Debug Register
180F0308	CONN_HIF_DBGCR02	32	WIF-HIF Debug Register
180F030C	CONN_HIF_DBGCR03	32	WIF-HIF Debug Register
180F0310	CONN_HIF_DBGCR04	32	WIF-HIF Debug Register
180F0314	CONN_HIF_DBGCR05	32	WIF-HIF Debug Register
180F0318	CONN_HIF_DBGCR06	32	WIF-HIF Debug Register
180F031C	CONN_HIF_DBGCR07	32	WIF-HIF Debug Register
180F0320	CONN_HIF_DBGCR08	32	WIF-HIF Debug Register
180F0324	CONN_HIF_DBGCR09	32	WIF-HIF Debug Register
180F0328	CONN_HIF_DBGCR10	32	WIF-HIF Debug Register
180F032C	CONN_HIF_DBGCR11	32	WIF-HIF Debug Register
180F0330	CONN_HIF_DBGCR12	32	WIF-HIF Debug Register

180F0000 SDIO_CMD_B

CMD52/CMD53 Command

00000000

ASE Information

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SDIO_CMD_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SDIO_CMD_BASE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 SDIO_CMD_BASE	CMD52/CMD53 command information For CMD53, CR[31]: R/W flag CR[30:28]: Function number CR[27]: Block mode CR[26]: OP CR[25:9]: Register address CR[8:0]: Byte/Block count For CMD52, CR[31]: R/W flag CR[30:28]: Function number CR[27]: RAW flag CR[26]: Stuff (reserved) CR[25:9]: Register address CR[8:0]: Write data or stuff bits

180F0004 CMD52 CMD52 Port (Read/Write SDIO on Funco) 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CMD52															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CMD52															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 CMD52	Read CMD52 port will return 8 bits of data. Write CMD52 port will write 8 bits of data specified in command information.

180F0008 CMD3 CMD3 Port (Read only: R6 response) 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CMD3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CMD3															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 CMD3	Read CMD3 port will turn SDIO R6 response.

180F000C CMD5 **CMD5 Port (Read only: R4 response)** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CMD5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CMD5															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 CMD5	Read CMD3 port will turn SDIO R4 response.

180F0010 CMD7 **CMD7 Port (Read only: R1 response)** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CMD7															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CMD7															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 CMD7	Read CMD3 port will turn SDIO R1 response.

180F0014 CMD11 **CMD11 Port (Read only: R1 response)** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CMD11															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CMD11															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 CMD11	Read CMD11 will request device switch to 1.8V and return SDIO R1 response.

180F1000 CMD53

**CMD53 Port (General
read/write SDIO)**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CMD53															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CMD53															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 CMD53	Read CMD53 port will return 32 bits of data from address specified in command information. Write CMD53 port will write 32 bits of data into address specified in command information.

**180F0200 CONN_HIF_R
EG00**

CONN_HIF_REG00

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved															conn_hif_int_disable
Type	RW															RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:1 Reserved	Reserved
0 conn_hif_int_disable	Connsys HIF interrupt control 1'b0: Enable connsys interrupt 1'b1: Disable connsys interrupt

**180F0204 CONN_HIF_R
EG01**

CONN_HIF_REG01

00000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Reserved															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved												conn_hif_dma_burst_size			
Type	RW												RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

Bit(s)	Name	Description
31:4	Reserved	Reserved
3:0	conn_hif_dma_burst_size	Connsys HIF option for DMA request (For debugging only. Do not set up this register.) Default setting for APDMA burst size is 4. Set also connsys HIF DMA request to size 4.

180F0208 CONN_HIF_R EG02 **CONN_HIF_REG02** **00010009**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																tran_cnt_opt_set
Type																RW
Reset																1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	tran_cnt_opt															
Type	RW															
Reset									0	0	0	0	1	0	0	1

Bit(s)	Name	Description
16	tran_cnt_opt_set	Connsys HIF option for internal FIFO control (For debugging only. Do not set up this register.)
7:0	tran_cnt_opt	Connsys HIF option for internal FIFO control (For debugging only. Do not set up this register.) This option controls TX/RX busy FIFO length. The default setting for APDMA burst size is 4. Set also connsys HIF DMA request to size 4.

180F0300 CONN_HIF_D BGCR00 **WIF-HIF Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SDIO_CMD_BASE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SDIO_CMD_BASE															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	SDIO_CMD_BASE	Information for SDIO_CMD_BASE set by APMCU

180F0304 CONN_HIF_D BGCR01 **WIF-HIF Debug Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Xfer_byte_counter															
Type	RO															

Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Xfer_block_counter															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
24:16	Xfer_byte_counter	Transfer byte counter on cmd53 byte mode; transfer block counter on cmd53 block mode
15:0	Xfer_block_counter	Transfer byte counter on block mode

180F0308 CONN_HIF_D
BGCR02
WIF-HIF Debug Register
0000060

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		fn1_tx_busy	fn2_tx_busy	tx_busy_chk_flag	rx_busy_chk_flag	sd1_clk_wakeupt_host	db_drv_wn	db_int_glb_en	db_int_ctl	db_wr_busy_en	db_rd_busy_en	db_fw_inv_acc	pb_drv_wn	pb_int_glb_en	pb_wr_busy_en	pb_int_ctl
Type		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset		0	0	0	0	0	0	0	0	1	1	0	0	0	0	0

Bit(s)	Name	Description
14	fn1_tx_busy	SDIO function1 tx_busy sinagl
13	fn2_tx_busy	SDIO function2 tx_busy sinagl
12	tx_busy_chk_flag	tx_busy_chk_flag
11	rx_busy_chk_flag	rx_busy_chk_flag
10	sd1_clk_wakeupt_host	sd1_clk_wakeupt_host
9	db_drv_wn	db_drv_wn
8	db_int_glb_en	db_int_glb_en
7	db_int_ctl	db_int_ctl
6	db_wr_busy_en	db_wr_busy_en
5	db_rd_busy_en	db_rd_busy_en
4	db_fw_wn_inv_acc	db_fw_wn_inv_acc
3	pb_drv_wn	pb_drv_wn
2	pb_int_glb_en	pb_int_glb_en
1	pb_wr_busy_en	pb_wr_busy_en
0	pb_int_ctl	pb_int_ctl

180F030C CONN_HIF_D
BGCR03
WIF-HIF Debug Register
0000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Cmd53_rdata_fifo_csm_data_lat															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Cmd53_rdata_fifo_csm_data_lat															
Type	RO															

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s) Name	Description
31:0 Cmd53_rdata_fifo_csm_data_lat	Cmd53_rdata_fifo_csm_data_lat

180F0310 CONN_HIF_D WIF-HIF Debug Register 00000000
BGCR04

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Cmd53_xfer_blk_total															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Cmd53_xfer_blk_total															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 Cmd53_xfer_blk_total	Cmd53_xfer_blk_total

180F0314 CONN_HIF_D WIF-HIF Debug Register 00000000
BGCR05

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Cmd53_info_rw	Cmd53_info_func_num			Cmd53_info_addr											
Type	RO	RO			RO											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Cmd53_info_addr				Cmd53_info_blk_mode	Cmd53_info_byte_cnt										Cmd53_info_rx_port
Type	RO				RO	RO										RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31 Cmd53_info_rw	Cmd53_info_rw
30:28 Cmd53_info_func_num	Cmd53_info_func_num
27:11 Cmd53_info_addr	Cmd53_info_addr
10 Cmd53_info_blk_mode	Cmd53_info_blk_mode
9:1 Cmd53_info_byte_cnt	Cmd53_info_byte_cnt
0 Cmd53_info_rx_port	Cmd53_info_rx_port

180F0318 CONN_HIF_D WIF-HIF Debug Register 00000000
BGCR06

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Cmd53_info_xfer_byte_cnt															

Type									RO								
Reset									0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	Cmd53_info_xfer_blk_cnt																
Type	RO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
24:16	Cmd53_info_xfer_byte_cnt	Cmd53_info_xfer_byte_cnt
15:0	Cmd53_info_xfer_blk_cnt	Cmd53_info_xfer_blk_cnt

180F031C CONN_HIF_D WIF-HIF Debug Register 00000000
BGCR07

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				Fifo_popend_wait_period	Fifo_full_wait_period	Cmd53_xfer_hs_wr_period	Cmd53_xfer_hs_rd_period	Cmd53_xfer_hs_byte_cnt								
Type				RO	RO	RO	RO	RO								
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Cmd53_xfer_hs_blk_cnt															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
28	Fifo_popend_wait_period	Fifo_popend_wait_period
27	Fifo_full_wait_period	Fifo_full_wait_period
26	Cmd53_xfer_hs_wr_period	Cmd53_xfer_hs_wr_period
25	Cmd53_xfer_hs_rd_period	Cmd53_xfer_hs_rd_period
24:16	Cmd53_xfer_hs_byte_cnt	Cmd53_xfer_hs_byte_cnt
15:0	Cmd53_xfer_hs_blk_cnt	Cmd53_xfer_hs_blk_cnt

180F0320 CONN_HIF_D WIF-HIF Debug Register 00000000
BGCR08

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		h2d_fifo_full	h2d_fifo_empty	h2d_wfifo_cnt								h2d_rfifo_cnt				
Type		RO	RO	RO								RO				
Reset		0	0	0	0	0	0	0				0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		d2h_fifo_full	d2h_fifo_empty	d2h_wfifo_cnt								d2h_rfifo_cnt				
Type		RO	RO	RO								RO				
Reset		0	0	0	0	0	0	0				0	0	0	0	0

Bit(s)	Name	Description
30	h2d_fifo_full	CMD53 Write data fifo full signal
29	h2d_fifo_empty	CMD53 Write data fifo empty signal
28:24	h2d_wfifo_cnt	CMD53 Write data fifo write counter
20:16	h2d_rfifo_cnt	CMD53 Write data fifo read counter
14	d2h_fifo_full	CMD53 Read data fifo full signal
13	d2h_fifo_empty	CMD53 Read data fifo empty signal
12:8	d2h_wfifo_cnt	CMD53 Read data fifo write counter
4:0	d2h_rfifo_cnt	CMD53 Read data fifo read counter

180F0324 CONN_HIF_D **WIF-HIF Debug Register** **00000000**
BGCR09

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	tqcnt_eqo															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sdctl_dbg_prb															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:16	tqcnt_eqo	tqcnt_eqo
15:0	sdctl_dbg_prb	sdctl_dbg_prb

180F0328 CONN_HIF_D **WIF-HIF Debug Register** **00000000**
BGCR10

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	whisr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	whisr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:0	whisr	whisr

180F032C CONN_HIF_D **WIF-HIF Debug Register** **00000000**
BGCR11

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	wasr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	wasr															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s) Name	Description
31:0 wasr	wasr

180F0330 CONN_HIF_D **WIF-HIF Debug Register** **00000000**
BGCR12

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name						txo_ wr_a cces s	rxo_ rd_a cces s	rx1_ rd_a cces s									
Type						RO	RO	RO									
Reset						0	0	0									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	
Type																	
Reset																	

Bit(s) Name	Description
26 txo_wr_access	txo_wr_access
25 rxo_rd_access	rxo_rd_access
24 rx1_rd_access	rx1_rd_access

3.17 SSUSB

Module name: `ssusb_usb3_sys_csr` Base address: (+11272400h)

Address	Name	Width	Register Function
11272600	<u>LINK HP TIMER</u>	32	
11272604	<u>LINK CMD TIMER</u>	32	
11272608	<u>LINK PM TIMER</u>	32	
1127260C	<u>LINK UX INACT TIMER</u>	32	
11272610	<u>LINK POWER CON TROL</u>	32	
11272614	<u>LINK ERR COUNT</u>	32	
11272618	<u>LTSSM TRANSITI ON</u>	32	
11272620	<u>LINK RETRY CTRL</u>	32	
11272624	<u>SYS FAST SIMUL ATION</u>	32	
11272628	<u>LINK CAPABILIT Y CTRL</u>	32	
1127262C	<u>LINK DEBUG INFO</u>	32	
11272640	<u>USB3 U1 REJECT</u>	32	
11272644	<u>USB3 U2 REJECT</u>	32	
11272690	<u>DEV NOTIF 0</u>	32	
11272694	<u>DEV NOTIF 1</u>	32	
11272698	<u>VENDOR DEV TES T</u>	32	
1127269C	<u>VENDOR DEF DAT A LOW</u>	32	
112726A0	<u>VENDOR DEF DAT A HIGH</u>	32	
112726A4	<u>HOST SET PORT CTRL</u>	32	
112726AC	<u>LINK CAP CONTR OL</u>	32	
112726B0	<u>PORT CONF TIME OUT</u>	32	
112726B4	<u>TIMING PULSE C TRL</u>	32	
112726B8	<u>ISO TIMESTAMP</u>	32	
112726C0	<u>RECEIVE PKT IN TR EN</u>	32	
112726C4	<u>RECEIVE PKT IN TR</u>	32	
112726C8	<u>CRC ERR INTR EN</u>	32	
112726CC	<u>CRC ERR INTR</u>	32	
112726D0	<u>PORT STATUS IN TR EN</u>	32	
112726D4	<u>PORT STATUS IN TR</u>	32	
112726D8	<u>RECOVERY COUNT</u>	32	
112726DC	<u>T2R LOOPBACK T EST</u>	32	

11272600 LINK_HP_TIMER

00003208

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	chp_timeout_value								php_timeout_value							
Type	RW								RW							
Reset		0	1	1	0	0	1	0					1	0	0	0

Bit(s)	Mnemonic	Name	Description
14:8		chp_timeout_value	Timeout value for CREDIT_HP_TIMER of USB3 SPEC Unit: 100us. Default: 5000us
3:0		php_timeout_value	Timeout value for PENDING_HP_TIMER of USB3 SPEC Unit: 0.5us. Default: 4us

11272604 LINK_CMD_TIMER

00000A99

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					no_lc_timeout_value				ldn_timeout_value				lup_timeout_value			
Type					RW				RW				RW			
Reset					1	0	1	0	1	0	0	1	1	0	0	1

Bit(s)	Mnemonic	Name	Description
11:8		no_lc_timeout_value	Timeout value for USB3 MAC to measure time interval between two consecutive link commands (tUoRecoveryTimeout) Unit: 100us. Default: 1000us
7:4		ldn_timeout_value	Timeout value for host to send LDN link command Unit: 1us. Default: 9us
3:0		lup_timeout_value	Timeout value for device to send LUP link command Unit: 1us. Default: 9us

11272608 LINK_PM_TIMER

000A0708

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													lpma_send_cnt_value			
Type													RW			

Reset													1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					pm_entry_timeout_value								pm_lc_timeout_value			
Type					RW								RW			
Reset					0	1	1	1					1	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16		lpma_sent_cnt_value	When USB3 MAC sends LPMA link command, USB3 MAC will wait for the count value of sys_ck until LPMA is sent to USB3 PHY. Default: 10 clock cycles of sys_ck
11:8		pm_entry_timeout_value	Timeout value for PM_ENTRY_TIMER of USB3 SPEC Unit: 1us. Default: 7us
3:0		pm_lc_timeout_value	Timeout value for PM_LC_TIMER of USB3 SPEC Unit: 0.5us. Default: 4us

1127260C LINK UX INACT TIMER

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									dev_u2_inact_timeout_value							
Type									RW							
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	u2_inact_timeout_value								u1_inact_timeout_value							
Type	RU								WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:16		dev_u2_inact_timeout_value	(Device only) Valid value: 0x01~0xFE Unit: 256us SW can set up dev_u2_inact_timer and HW will send lgo_u2 automatically when timer is timeout. The timer is used to U0 -> U2 in device mode.
15:8		u2_inact_timeout_value	Valid value: 0x01~0xFE Unit: 256us Host: HW will set up the register through xHCI port ctrl module. The timer is used to both U0 -> U2 and U1 -> U2 in host mode. Device: HW will set up the register automatically when receive u2_inact_timeout_lmp from host. The timer is used to U1 -> U2 in device mode.
7:0		u1_inact_timeout_value	Valid value: 0x01~0xFE Unit: 1us Host: HW will set up the register through xHCI port ctrl module. The timer is used to U0 -> U1. Device: SW can set up U1 timer and HW will send lgo_u1 automatically when u1_inact_timer is timeout. The timer is used to U0 -> U1.

11272610 LINK POWER CONTROL

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							sw_u2_acep_t_ena_ble	sw_u1_acep_t_ena_ble			ux_exit	lgo_u3	lgo_u2	lgo_u1	sw_u2_reques_t_ena_ble	sw_u1_reques_t_ena_ble
Type							RW	RW			WO	WO	WO	WO	WO	WO
Reset							0	0			0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
9		sw_u2_acep_t_ena_ble	(Device only) Enables capability for device to accept LGO_U2 link command from host
8		sw_u1_acep_t_ena_ble	(Device only) Enables capability for device to accept LGO_U1 link command from host
5		ux_exit	Software can set up the register to ask USB3 MAC to initialize UX_EXIT_LFPS when LTSSM is in U1/U2/U3. When USB3 MAC returns to U0 state, HW will clear the register.
4		lgo_u3	(Host only) Software can set up the register to ask USB3 MAC to send LGO_U3 link command. When USB3 MAC sends out LGO_U3, HW will clear the register.
3		lgo_u2	Software can set the register to ask USB3 MAC send LGO_U2 link command. When USB3 MAC send out LGO_U2 and hardware would clear the register.
2		lgo_u1	Software can set the register to ask USB3 MAC send LGO_U1 link command. When USB3 MAC send out LGO_U1 and hardware would clear the register.
1		sw_u2_reques_t_ena_ble	(Device only) Enables capability for device to send LGO_U2 link command When device receives setup command (set feature U2_ENABLE), SW can set up the register. Note: The register will be cleared when ltssm is in hot reset/polling.
0		sw_u1_reques_t_ena_ble	(Device only) Enables capability for device to send LGO_U1 link command When device receives setup command (set feature U1_ENABLE), SW can set up the register. Note: The register will be cleared when ltssm is in hot reset/polling.

11272614 LINK_ERR_COUNT

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																clr_link_err_cnt

Type																	WiC
Reset																	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	link_error_count																
Type	RU																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		clr_link_err_c nt	Software can write 1 to clear link error counter.
15:0		link_error_cou nt	USB3 MAC will calculate the link error count when the link has error and enters recovery state. The counter will be cleared when: 1. USB3 MAC receives warm reset or hot reset. 2. Software sets up clr_link_err_cnt.

11272618 LTSSM TRAN
SITION

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													go_h ot_r eset	go_w arm_ rese t	go_r xdet ect	go_s s_di sabl e
Type													WO	WO	WO	WO
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3		go_hot_reset	(Host only) Software can set up the register to ask USB3 MAC to send hot reset. The register will be cleared when USB3 MAC starts to send hot reset.
2		go_warm_reset	(Host only) Software can set the register to ask LTSSM from any state to Rx.Detect.Reset state and send warm reset. The register will be cleared when USB3 MAC starts to send warm reset.
1		go_rxdetect	(Host only) Software can set up the register to ask LTSSM from SS.Disable state to Rx.Detect state. When LTSSM enters Rx.Detect state, HW will clear the register.
0		go_ss_disable	(Host only) SW can set up the register to ask LTSSM from any state to SS.Disable state. When LTSSM enters SS.Disable state, HW will clear the register.

11272620 LINK RETRY
CTRL

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																tx_l rty_ dpp_ en
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0		tx_lrtty_dpp_en	Enables capability of TX retry DPH with DPP 0: TX retry DPH without DPP 1: TX retry DPH with DPP

11272624 **SYS_FAST_S** **00000000**
IMULATION

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																sys_ spee d_ms to_ us
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0		sys_speed_ms_to_us	(Simulation only) SW can set up the register to speed up ms timing value to us timing value. The register can change 1ms unit to 1us unit.

11272628 **LINK_CAPAB** **00000000**
ILITY_CTRL

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name									inse rt_c rc32_err_dp_num									
Type									RW									
Reset									0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name								inse rt_c rc32 _err _en								zlp_ crc3 2_ch k_dis		
Type								WO								RW		
Reset								0								0		

Bit(s)	Mnemonic	Name	Description
23:16		insert_crc32_e rr_dp_num	(Test only) Indicates dp number will be inserted crc32 error. Valid value: 1~255
8		insert_crc32_e_rr_en	(Test only) After one crc32 error is inserted, the bit will be auto cleared to 0. 0: Disable inserting crc32 error 1: Enable inserting crc32 error
0		zlp_crc32_chk_dis	

**1127262C LINK_DEBUG
INFO**

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															clr_tx_data len_over_1024	tx_data len_over_1024
Type															W1C	RU
Reset															0	0

Bit(s)	Mnemonic	Name	Description
1		clr_tx_data len_over_1024	Write 1 to clear tx_data len_over_1024.
0		tx_data len_over_1024	USB3 MAC will record if TX data len is longer than 1024. The register will be cleared by set clr_tx_data len_over_1024.

11272640 USB3_U1_REJECT

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																clr_usb3_u1_reject_cnt
Type																W1C
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	usb3_u1_reject_cnt															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		clr_usb3_u1_reject_cnt	SW writes 1 to clear USB3 U1 reject counter in USB3 MAC

Bit(s)	Mnemonic	Name	Description
15:0		usb3_u1_reject_cnt	Calculates number of times USB3 MAC rejects LGO_U1 from link partner The counter will stop at 16'hFFFF.

11272644 USB3 U2 REJECT **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																clr_usb3_u2_reject_cnt
Type																W1C
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	usb3_u2_reject_cnt															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		clr_usb3_u2_reject_cnt	SW writes 1 to clear USB3 U2 reject counter in USB3 MAC.
15:0		usb3_u2_reject_cnt	Calculates number of times USB3 MAC rejects LGO_U2 from link partner The counter will stop at 16'hFFFF.

11272690 DEV NOTIF **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dev_notif_type_specific_low															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dev_notif_type_specific_low								dev_notif_type							send_dev_notif
Type	RW								RW							WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0				0

Bit(s)	Mnemonic	Name	Description
31:8		dev_notif_type_specific_low	(Device only) Decides device notification type specific value SW should set up the register first before setting up send_dev_notif. Function_wake: Use bit[15:8] to be interface value and [31:16] should be 0. Latency_tolerance_message: Use bit[19:8] to be BELT value and [31:20] should be 0. Bus_interval_adjustment_message: Use [31:16] to be bus interval adjustment value and [15:8] should be 0.
7:4		dev_notif_type	(Device only) Decides device notification type SW should set up the register first before setting up

Bit(s)	Mnemonic	Name	Description
0		send_dev_notif	send_dev_notif. (Device only) Write 1 to request USB3 MAC to send device notification packet. When device notification packet is sent to host, this bit will be set to 0 by USB3 MAC.

11272694 DEV NOTIF **00000000**
1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	dev_notif_type_specific_high															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	dev_notif_type_specific_high															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		dev_notif_type_specific_high	(Device only) Decides device notification type specific value SW should set up the register first before setting up send_dev_notif.

11272698 VENDOR DEV TEST **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	vendor_dev_test_value															
Type	WO															
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																send_vendor_dev_test
Type																WO
Reset																0

Bit(s)	Mnemonic	Name	Description
23:16		vendor_dev_test_value	(Device only) Venter test value field in vendor device test LMP SW should set up the register first before setting up send_vendor_dev_test.
0		send_vendor_dev_test	(Device only) Set up the register to request USB3 MAC to send vendor device test LMP.

1127269C VENDOR DEF DATA LOW **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	vendor_def_data_low															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	vendor_def_data_low															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		vendor_def_data_low	(Device only) Low double word of vendor defined data field in vendor device test LMP SW should set up the register first before setting up send_vendor_dev_test.

112726A0 VENDOR DEF DATA HIGH

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	vendor_def_data_high															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	vendor_def_data_high															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0		vendor_def_data_high	(Device only) High double word of vendor defined data field in vendor device test LMP SW should set up the register first before setting up send_vendor_dev_test.

112726A4 HOST SET PORT CTRL

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														send_u2_inact_timeout	force_link_pm_acpt	send_set_link_func
Type														RU	RU	RU
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		send_u2_inact_timeout	(Host only) xHCI can ask USB3 MAC to send U2_INACT_TIMEOUT LMP through port ctrl module.
1		force_link_pm_acpt	(Device only) HW will set up the register when receiving

Bit(s)	Mnemonic	Name	Description
0		send_set_link_func	SET_LINK_FUNC LMP from host and the bit "force_link_pm_accept" is set in the header packet. (Host only) xHCI can ask USB3 MAC to send SET_LINK_FUNC LMP through port ctrl module.

112726AC LINK CAP CONTROL **00000401**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													tiebreaker			
Type													RW			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	num_hp_buf								link_speed							
Type	RW								RW							
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
19:16		tiebreaker	"Tiebreaker" field in port capability LMP
15:8		num_hp_buf	"Num HP Buffers" field in port capability LMP
7:0		link_speed	"Link Speed" field in port capability LMP and port configuration LMP

112726B0 PORT CONFIGURATION TIMEOUT **00000014**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name													tport_conf_timeout_value				
Type													RW				
Reset													1	0	1	0	0

Bit(s)	Mnemonic	Name	Description
4:0		tport_conf_timeout_value	Timeout value for tPortConfig timer of USB3 SPEC Unit: 1us

112726B4 TIMING PULSE CONTROL **AAA0007D**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	cnt_1ms_value				cnt_100us_value				cnt_10us_value							
Type	RW				RW				RW							
Reset	1	0	1	0	1	0	1	0	1	0	1	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	cnt_1us_value															

Type										RW							
Reset										0	1	1	1	1	1	0	1

Bit(s)	Mnemonic	Name	Description
31:28		cnt_1ms_value	For 1ms counter to calculate the timing interval of 100us
27:24		cnt_100us_value	For 100us counter to calculate the timing interval of 10us
23:20		cnt_10us_value	For 10us counter to calculate the timing interval of 1us
7:0		cnt_1us_value	For 1us counter to calculate cycle of sys_ck to reach 1us. Default value: For sys_ck = 120MHz Sys_ck range: 62.5~125MHz Example: 62.5MHz: 63 70MHz: 70 80MHz: 80 100MHz: 100 120MHz: 120 125MHz: 125

112726B8 ISO_TIMESTAMP
AMP

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						iso_timestamp										
Type						RU										
Reset						0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	iso_timestamp															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:0		iso_timestamp	(Device only) HW will update the register when receiving ITP from host.

112726C0 RECEIVE_PACKET_INTR_EN

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														recv_set_line_interrupt_en	recv_u2_inactivity_en	recv_itp_interrupt_en
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		recv_set_link_func_intr_en	Enables recv_set_link_func_intr
1		recv_u2_inact_intr_en	Enables recv_u2_inact_intr
0		recv_itp_intr_en	Enables recv_itp_intr

112726C4 RECEIVE PKT_INTR

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														recv_set_link_func_intr	recv_u2_inact_intr	recv_itp_intr
Type														W1C	W1C	W1C
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		recv_set_link_func_intr	(Device only) When USB3 MAC receives SET_LINK_FUNCTION LMP, HW will set up the interrupt.
1		recv_u2_inact_intr	(Device only) When USB3 MAC receives U2_INACT_TIMEOUT LMP, HW will set up the interrupt.
0		recv_itp_intr	(Device only) When USB3 MAC receives ITP, HW will set up the interrupt.

112726C8 CRC_ERR_INTR_EN

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														crc16_err_intr_en	crc5_err_intr_en	crc32_err_intr_en
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		crc16_err_intr_en	(Device only) Enables crc16_err_intr
1		crc5_err_intr_en	(Device only) Enables crc5_err_intr

Bit(s)	Mnemonic	Name	Description
0		crc32_err_intr_en	(Device only) Enables crc32_err_intr

112726CC CRC_ERR_INTR **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														crc16_err_intr	crc5_err_intr	crc32_err_intr
Type														W1C	W1C	W1C
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		crc16_err_intr	(Device only) When USB3 MAC detects crc16 error in header packet, HW will set up the interrupt.
1		crc5_err_intr	(Device only) When USB3 MAC detects crc5 error in link command or header packet, HW will set up the interrupt.
0		crc32_err_intr	(Device only) When USB3 MAC detects crc32 error in DPP, HW will set up the interrupt.

112726D0 PORT_STATU **00000000**
S_INTR_EN

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														lmp_adv_err_intr_en	lmp_adv_done_intr_en	link_adv_done_intr_en
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		lmp_adv_err_intr_en	(Device only) Enables lmp_adv_err_intr
1		lmp_adv_done_intr_en	(Device only) Enables lmp_adv_done_intr
0		link_adv_done_intr_en	(Device only) Enables link_adv_done_intr

112726D4 PORT_STATU **00000000**

S_INTR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														lmp_adv_err_intr	lmp_adv_done_intr	link_adv_done_intr
Type														W1C	W1C	W1C
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		lmp_adv_err_intr	(Device only) HW will set up the interrupt when LMP advertisement (port capability and port configuration exchange) fails.
1		lmp_adv_done_intr	(Device only) HW will set up the interrupt when LMP advertisement (port capability and port configuration exchange) is completed.
0		link_adv_done_intr	(Device only) HW will set up the interrupt when link advertisement (LGOOD and LCRD exchange) is completed.

112726D8 RECOVERY_COUNT

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																clr_recov_cnt
Type																W1C
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	recov_cnt															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		clr_recov_cnt	Software can write 1 to clear recov_cnt.
15:0		recov_cnt	USB3 MAC will calculate the recovery count when LTSSM enters recovery state.

112726DC T2R_LOOPBACK_TEST

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																		t2r_loopback
Type																		RW
Reset																		0

Bit(s)	Mnemonic	Name	Description
0		t2r_loopback	Set up the register to ignore LPM advertisement when MAC is in T2R loopback through PHY serial port.

Module name: ssusb_usb3_mac_csr Base address: (+11272400h)

Address	Name	Width	Register Function
11272400	<u>TS_CONFIG</u>	32	
11272404	<u>PIPE</u>	32	
1127240C	<u>LTSSM_PARAMETER</u>	32	
11272410	<u>LTSSM_CTRL</u>	32	
11272414	<u>LTSSM_INFO</u>	32	
1127241C	<u>USB3_CONFIG</u>	32	
11272450	<u>USB3_U1_STATE_INFO</u>	32	
11272454	<u>USB3_U2_STATE_INFO</u>	32	
1127247C	<u>UX_LFPS_TIMING_PARAMETER</u>	32	
11272480	<u>U1_LFPS_TIMING_PARAMETER_2</u>	32	
11272484	<u>U2_LB_LFPS_TIMING_PARAMETER_1</u>	32	
11272488	<u>U2_LB_LFPS_TIMING_PARAMETER_2</u>	32	
1127248C	<u>U3_LFPS_TIMING_PARAMETER_1</u>	32	
11272490	<u>U3_LFPS_TIMING_PARAMETER_2</u>	32	
11272494	<u>PING_LFPS_TIMING_PARAMETER</u>	32	
11272498	<u>POLLING_LFPS_TIMING_PARAMETER_1</u>	32	
1127249C	<u>POLLING_LFPS_TIMING_PARAMETER_2</u>	32	
112724A0	<u>UX_EXIT_LFPS_TIMING_PARAMETER</u>	32	
112724A4	<u>P3_TIMING_PARAMETER</u>	32	
112724A8	<u>WARM_RESET_TIMING_PARAMETER</u>	32	
112724AC	<u>UX_EXIT_TIMING_PARAMETER</u>	32	
112724B0	<u>REFCK_PARAMETER</u>	32	

Address	Name	Width	Register Function
	<u>ER</u>		
1127250C	<u>LTSSM TIMING P ARAMETER 1</u>	32	
11272510	<u>LTSSM TIMING P ARAMETER 2</u>	32	
11272514	<u>LTSSM TIMING P ARAMETER 3</u>	32	
11272518	<u>LTSSM TIMING P ARAMETER 4</u>	32	
1127251C	<u>LTSSM TIMING P ARAMETER 5</u>	32	
11272520	<u>LTSSM RXDETECT _CTRL</u>	32	
11272528	<u>PIPE RXDATA ER R INTR ENABLE</u>	32	
1127252C	<u>PIPE RXDATA ER R INTR</u>	32	
11272530	<u>PIPE LATCH SEL ECT</u>	32	
11272534	<u>LINK STATE MAC HINE</u>	32	
11272538	<u>MAC FAST SIMUL ATION</u>	32	
1127253C	<u>LTSSM INTR ENA BLE</u>	32	
11272540	<u>LTSSM INTR</u>	32	
11272548	<u>SKP CNT</u>	32	

11272400 TS CONFIG

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																ts_c onfi g_di sabl e_sc ramb ling
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0		ts_config_disable_scrambling	Disables scrambling bit in TS1 and TS2 USB3 MAC TX TS1 or TS2 with disable scramble bit asserted when the register is set to 1.

11272404 PIPE

00000095

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									cp_txdeem ph_without	cp_txdeem ph_with	cp_txdeem ph		pipe_txde emph			
Type									RW	RW	RW		RW			
Reset									1	0	0	1	0	1	0	1

Bit(s)	Mnemonic	Name	Description
7:6		cp_txdeemph_wi thout	Txdeemph of PIPE interface for compliance mode when TX compliance pattern CP6 CP8. 2'b00: -6dB de-emphasis 2'b01: -3.5dB de-emphasis 2'b10: No de-dmphasis 2'b11: Reserved
5:4		cp_txdeemph_wi th	Txdeemph of PIPE interface for compliance mode when TX compliance pattern CP5 CP7 2'b00: -6dB de-emphasis 2'b01: -3.5dB de-emphasis 2'b10: No de-dmphasis 2'b11: Reserved
3:2		cp_txdeemph	Txdeemph of PIPE interface for compliance mode when TX compliance pattern CP0 CP1 CP2 CP3 CP4 2'b00: -6dB de-emphasis 2'b01: -3.5dB de-emphasis 2'b10: No de-dmphasis 2'b11: Reserved
1:0		pipe_txdeemph	Txdeemph of PIPE interface for normal mode 2'b00: -6dB de-emphasis 2'b01: -3.5dB de-emphasis 2'b10: No de-dmphasis 2'b11: Reserved

1127240C LTSSM PARA
METER

0308FFFF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					disa ble_num							rxdetect_num				
Type					RW							RW				
Reset					0	0	1	1				0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	tx_tseq_num															
Type	RW															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
27:24		disable_num	(Device only) Defines number of time to enter SS.Disable before switching from USB3 to USB2 The value cannot be 0.
20:16		rxdetect_num	(Device only) Defines number of trials before rxdetect fails and enters SS.Disable

Bit(s)	Mnemonic	Name	Description
15:0		tx_tseq_num	The value cannot be 0. Defines TSEQ times USB3 MAC will be sent before entering Polling.Active The value cannot be 0.

11272410 LTSSM_CTRL **00000007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name												force_polling_fail	force_rxdetect_fail	soft_u3_exit_en	compliance_en	u1_go_u2_en
Type												RW	RW	RW	RW	RW
Reset												0	0	1	1	1

Bit(s)	Mnemonic	Name	Description
4		force_polling_fail	(Test only) SW should set up the register before USB3 is initialized. 0: Normal function 1: Polling will fail purposely in polling.active state.
3		force_rxdetect_fail	(Test only) SW should set up the register before USB3 is initialized. 0: Normal function 1: Rxdetect will fail purposely in rxdetect.active state.
2		soft_u3_exit_en	SW should set up the register before USB3 is initialized. 0: MAC will respond u3 exit lfps automatically when receiving u3 exit lfps from link partner. LTSSM state: U3_STATE -> U3_EXIT. 1: MAC will not respond u3 exit lfps until software set ux_exit (0x0210) register. LTSSM state: U3_STATE -> U3_RESUME --> U3_EXIT
1		compliance_en	(Test only) Set the register to 1 to test compliance pattern. If the register is set to 0, ltssm will not enter compliance when 360ms timeout and will not receive any LFPS. Host: Enter rxdetect Device: Enter SS.Disable 0: LTSSM will not enter compliance state. 1: Normal function
0		u1_go_u2_en	(Test only) Enables U1 -> U2 state transition when LTSSM is in U1 0: Disable U1 -> U2 state transition 1: Enable U1 -> U2 state transition

11272414 LTSSM_INFO **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						clr_pwr	clr_disa	clr_rxde								pwr_chg

						chg_tmout_flag	ble_cnt	tect_cnt								tmout_flag
Type						W1C	W1C	W1C								RU
Reset						0	0	0								0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					disable_cnt							rxdetect_cnt				
Type					RU							RU				
Reset					0	0	0	0				0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26		clr_pwr_chg_tmout_flag	SW writes 1 to clear pwr_chg_tmout_flag in USB3 MAC.
25		clr_disable_cnt	SW writes 1 to clear disable counter in USB3 MAC.
24		clr_rxdetect_cnt	SW writes 1 to clear rxdetect counter in USB3 MAC.
16		pwr_chg_tmout_flag	Timeout in power mode change It means there is abnormal behavior in pipe interface.
11:8		disable_cnt	LTSSM disable counter value in USB3 MAC
4:0		rxdetect_cnt	LTSSM rxdetect counter value in USB3 MAC

1127241C USB3_CONFIG

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																usb3_en
Type																RW
Reset																0

Bit(s)	Mnemonic	Name	Description
0		usb3_en	(Device only) Enables super speed function If usb3_en=0, LTSSM will enter ss.disable state.

11272450 USB3_U1_STATE_INFO

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																clr_usb3_u1_cnt
Type																W1C
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	usb3_u1_cnt															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		clr_usb3_u1_cn t	SW writes 1 to clear USB3 U1 counter in USB3 MAC
15:0		usb3_u1_cnt	Calculates the number of times LTSSM enters U1 state The counter will stop at 16'hFFFF.

11272454 USB3 U2 ST **00000000**
ATE INFO

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																clr_usb3_u2_cnt
Type																W1C
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	usb3_u2_cnt															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
16		clr_usb3_u2_cn t	SW writes 1 to clear USB3 U2 counter in USB3 MAC.
15:0		usb3_u2_cnt	Calculates the number of times LTSSM enters U2 state The counter will stop at 16'hFFFF.

1127247C UX LFPS TI **00000026**
MING PARAM
ETER

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ux_exit_t12_t11_minus_30ons															
Type	RW															
Reset									0	0	1	0	0	1	1	0

Bit(s)	Mnemonic	Name	Description
7:0		ux_exit_t12_t11_minus_30ons	UX_EXIT_LFPS t12_t11 timing minus 30ons in USB3 SPEC (because HW uses 30ons to detect ux exit LFPS) Unit: 8ns. Default: 304ns

11272480 U1 LFPS TI **07D05858**
MING PARAM

ETER 2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	u1_exit_no_lfps_tmout															
Type	RW															
Reset					0	1	1	1	1	1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	u1_exit_t13_t11								u1_exit_t12_t10							
Type	RW															
Reset	0	1	0	1	1	0	0	0	0	1	0	1	1	0	0	0

Bit(s)	Mnemonic	Name	Description
27:16		u1_exit_no_lfps_tmout	U1_EXIT_LFPS no response timeout in USB3 SPEC Unit: 1us. Default: 2000us
15:8		u1_exit_t13_t11	U1_EXIT_LFPS t13_t11 timing in USB3 SPEC Unit: 8ns. Default: 704ns
7:0		u1_exit_t12_t10	U1_EXIT_LFPS t12_t10 timing in USB3 SPEC Unit: 8ns. Default: 704ns

**11272484 U2 LB LFPS
TIMING PA
RAMETER 1**

00500050

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	u2_lb_exit_t13_t11															
Type	RW															
Reset					0	0	0	0	0	1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	u2_lb_exit_t12_t10															
Type	RW															
Reset					0	0	0	0	0	1	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:16		u2_lb_exit_t13_t11	U2_LB_EXIT_LFPS t13_t11 timing in USB3 SPEC Unit: 1us. Default: 80us
11:0		u2_lb_exit_t12_t10	U2_LB_EXIT_LFPS t12_t10 timing in USB3 SPEC Unit: 1us. Default: 80us

**11272488 U2 LB LFPS
TIMING PA
RAMETER 2**

000007D0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	u2_lb_exit_no_lfps_tmout															
Type	RW															

Reset					0	1	1	1	1	1	0	1	0	0	0	0
--------------	--	--	--	--	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
11:0		u2_lb_exit_no_lfps_tmout	U2_LB_EXIT_LFPS no response timeout in USB3 SPEC Unit: 1us. Default: 2000us

1127248C **U3 LFPS TI MING PARAM** **00500050**
ETER 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			u3_exit_t13_t11													
Type			RW													
Reset			0	0	0	0	0	0	0	1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			u3_exit_t12_t10													
Type			RW													
Reset			0	0	0	0	0	0	0	1	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:16		u3_exit_t13_t11	U3_EXIT_LFPS t13_t11 timing in USB3 SPEC Unit: 1us. Default: 80us
13:0		u3_exit_t12_t10	U3_EXIT_LFPS t12_t10 timing in USB3 SPEC Unit: 1us. Default: 80us

11272490 **U3 LFPS TI MING PARAM** **00322710**
ETER 2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name			send_u3_exit_lfps_wait_cycle													
Type			RW													
Reset									0	0	1	1	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			u3_exit_no_lfps_tmout													
Type			RW													
Reset			1	0	0	1	1	1	0	0	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
23:16		send_u3_exit_lfps_wait_cycle	The time LTSSM will wait for before sending U3 EXIT LFPS Unit: 8ns. Default: 400ns
13:0		u3_exit_no_lfps_tmout	U3_EXIT_LFPS no response timeout in USB3 SPEC Unit: 1us. Default: 10000us

11272494 **PING LFPS TIMING PAR** **000F2505**

AMETER

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16								
Name												tx_ping_lfps_tburst												
Type												RW												
Reset												0	0	1	1	1	1							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
Name	rx_ping_lfps_tburst_max											rx_ping_lfps_tburst_min												
Type	RW											RW												
Reset												1	0	0	1	0	1				0	1	0	1

Bit(s)	Mnemonic	Name	Description
21:16		tx_ping_lfps_tburst	Timing value for USB3 MAC to send Ping.LFPS Unit: 8ns. Default: 120ns
13:8		rx_ping_lfps_tburst_max	Max. value for USB3 MAC to detect Ping.LFPS Unit: 8ns. Default: 296ns
3:0		rx_ping_lfps_tburst_min	Min. value for USB3 MAC to detect Ping.LFPS Unit: 8ns. Default: 40ns

11272498 POLLING LFPS TIMING PARAMETER

0000C83E

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rx_polling_lfps_tburst_max											rx_polling_lfps_tburst_min					
Type	RW											RW					
Reset	1	1	0	0	1	0	0	0			0	1	1	1	1	1	0

Bit(s)	Mnemonic	Name	Description
15:8		rx_polling_lfps_tburst_max	Max. value for USB3 MAC to detect Polling.LFPS Unit: 8ns. Default: 1600ns
6:0		rx_polling_lfps_tburst_min	Min. value for USB3 MAC to detect Polling.LFPS Unit: 8ns. Default: 496ns

1127249C POLLING LFPS TIMING PARAMETER

00100A7D

2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												tx_polling_lfps_num				
Type												RW				
Reset												1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	tx_polling_lfps_trepeat											tx_polling_lfps_tburst				
Type	RW											RW				

Reset					1	0	1	0	0	1	1	1	1	1	0	1
-------	--	--	--	--	---	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
20:16		tx_polling_lfps_num	Number of TX Polling.LFPS when LTSSM is in Polling.LFPS state
11:8		tx_polling_lfps_repeat	Timing value for USB3 MAC to send tRepeat of Polling.LFPS Unit: 1us. Default: 10us
7:0		tx_polling_lfps_tburst	Timing value for USB3 MAC to send tBurst of Polling.LFPS Unit: 8ns. Default: 1000ns

112724A0 UX_EXIT_LFPS_TIMING_PARAMETER **00000826**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rx_ux_exit_lfps_ref								rx_ux_exit_lfps_pipe							
Type	RW								RW							
Reset	0	0	0	0	1	0	0	0	0	0	1	0	0	1	1	0

Bit(s)	Mnemonic	Name	Description
15:8		rx_ux_exit_lfps_ref	Timing value for USB3 MAC to detect UX_EXIT_LFPS when LTSSM is in U3 state and clock source is ref_ck UX_EXIT_LFPS will be valid if LFPS is longer than 300ns. Unit: Depends on ref_ck period. Default: 320ns for ref_ck is 25MHz ref clk range: 10~100MHz 10MHz (100ns): 3 20MHz (50ns): 6 25MHz (40ns): 8 27 MHz (37ns): 9 50MHz (20ns): 15 100MHz (10ns): 30
7:0		rx_ux_exit_lfps_pipe	Timing value for USB3 MAC to detect UX_EXIT_LFPS when MAC operates in pipe_ck UX_EXIT_LFPS will be valid if LFPS is longer than 300ns. Unit: 8ns. Default: 304ns

112724A4 P3_TIMING_PARAMETER **00F70000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									p3_entr_cycle				p3_exit_cycle			
Type									RW				RW			
Reset									1	1	1	1	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	Bit(s)	Mnemonic	Name	Description

Bit(s)	Mnemonic	Name	Description
23:20		p3_enter_cycle	The clock cycle which ltssm must stay in P3 state to ensure the clock source is switched to ref_ck. Default: 15 clock cycles of ref_ck
19:16		p3_exit_cycle	The clock cycle which ltssm must stay in P3 exit state to ensure the clock source is switched to pipe_ck. Default: 7 clock cycles of pipe_ck

112724A8 WARM RESET TIMING PARAMETER **00006412**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	treset_tburst										tresetdelay					
Type	RW										RW					
Reset	0	1	1	0	0	1	0	0			0	1	0	0	1	0

Bit(s)	Mnemonic	Name	Description
15:8		treset_tburst	Timing value for host to send warm reset LFPS to device Unit: 1ms. Default: 100ms
5:0		tresetdelay	Timing value for device detect warm reset LFPS from host Unit: 1ms. Default: 18ms

112724AC UX EXIT TIMING PARAMETER **000B71B0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													ux_exit_timer			
Type													RW			
Reset													1	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ux_exit_timer															
Type	RW															
Reset	0	1	1	1	0	0	0	1	1	0	1	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:0		ux_exit_timer	Timeout value from U1/U2 to U0 in USB3_MAC SPEC Unit: 8ns. Default: 6ms

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

112724B0 REF CK PAR **0000001A**
AMETER

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name																			
Type																			
Reset																			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									ref_1000ns										
Type									RW										
Reset									0	0	0	1	1	0	1	0			

Bit(s)	Mnemonic	Name	Description
7:0		ref_1000ns	Defines how many ref_ck cycles are equal to 1000ns Default: For 24MHz ref clk range: 10~100MHz Example: 10MHz: 10 20MHz: 20 24MHz: 24 25MHz: 25 27MHz: 27 50MHz: 50 100MHz: 100

1127250C LTSSM TIMI **00060002**
NG PARAMET
ER 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name														mac_6ms					
Type														RW					
Reset													0	1	1	0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name									mac_2ms										
Type									RW										
Reset									0	0	0	0	0	0	1	0			

Bit(s)	Mnemonic	Name	Description
19:16		mac_6ms	Timeout value for Recovery.Configuration to enter SS.Inactive Unit: 1ms. Default: 6ms
7:0		mac_2ms	Timeout value for Polling.Idle, Recovery.Idle and Hot_RESET.Exit to enter SS.Inactive Unit: 1ms. Default: 2ms

11272510 LTSSM TIMI **0064000C**
NG PARAMET

ER 2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mac_100ms															
Type	RW															
Reset									0	1	1	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mac_12ms															
Type	RW															
Reset												0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
23:16		mac_100ms	Timeout value for host to detect temination periodically in U2 or U3 state Unit: 1ms. Default: 100ms
4:0		mac_12ms	Timeout value For: 1. Polling.Active, Polling.Configuration, Recovery.Active, HOT_RESET.Active to enter SS.Inactive. 2. Rx.Detect.Quite to enter Rx.Detect.Active. 3. SS.Inactive.Quite to enter SS.Inactive.Disconnect.Detect Unit: 1ms. Default: 12ms

11272514 LTSSM TIMI **0168012C**
NG PARAMET

ER 3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	mac_360ms															
Type	RW															
Reset							0	1	0	1	1	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mac_300ms															
Type	RW															
Reset							0	1	0	0	1	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
25:16		mac_360ms	Timeout value for Polling.LFPS to enter compliance mode Unit: 1ms. Default: 360ms
9:0		mac_300ms	Timeout value for host to detect PING.LFPS from device in U1 state Unit: 1ms. Default: 300ms

11272518 LTSSM TIMI **000000BE**
NG PARAMET

ER 4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	mac_200ms															
Type	RW															
Reset									1	0	1	1	1	1	1	0

Bit(s)	Mnemonic	Name	Description
7:0		mac_200ms	Timeout value for device TX PING.LFPS periodically in U1 state Unit: 1ms. Default: 190ms

1127251C LTSSM TIMING PARAMETER 5 03E803E8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	power_change_timeout_value															
Type	RW															
Reset							1	1	1	1	1	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rxdetect_timeout_value															
Type	RW															
Reset							1	1	1	1	1	0	1	0	0	0

Bit(s)	Mnemonic	Name	Description
25:16		power_change_timeout_value	Timeout value for USB3 MAC to do power change but cannot sample phystatus Unit: 1ms. Default: 1000ms
9:0		rxdetect_timeout_value	Timeout value for USB3 MAC to do rxdetect but cannot sample phystatus Unit: 1us. Default: 1000us

11272520 LTSSM RXDETECT CTRL 00003200

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rxdetect_wait_time															rxdetect_wait_en
Type	RW															RW
Reset	0	0	1	1	0	0	1	0								0

Bit(s)	Mnemonic	Name	Description
15:8		rxdetect_wait_time	The idle time USB3 MAC will wait in Rxdetect.Active state before doing TX detect RX. Unit: 1us. Default: 50us
0		rxdetect_wait_en	Defines if USB3 MAC waits for idle time in Rxdetect.Active state before doing TX detect RX

Bit(s)	Mnemonic	Name	Description
			0: Disable 1: Enable

11272528 **PIPE_RXDAT** **00000000**
A_ERR_INTR
ENABLE

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														dec_8b10b_err_intr_en	disparity_err_intr_en	ebuf_err_intr_en
Type														RW	RW	RW
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		dec_8b10b_err_intr_en	(Device only) Enables dec_8b10b_err_intr
1		disparity_err_intr_en	(Device only) Enables disparity_err_intr
0		ebuf_err_intr_en	(Device only) Enables ebuf_err_intr

1127252C **PIPE_RXDAT** **00000000**
A_ERR_INTR

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														dec_8b10b_err_intr	disparity_err_intr	ebuf_err_intr
Type														W1C	W1C	W1C
Reset														0	0	0

Bit(s)	Mnemonic	Name	Description
2		dec_8b10b_err_intr	(Device only) Sets up interrupt when detecting 8B/10B decoding error
1		disparity_err_intr	(Device only) Sets up interrupt when detecting disparity error
0		ebuf_err_intr	(Device only) Sets up interrupt when detecting PHYD ebuf overflow or underflow

11272530 **PIPE_LATCH** **00000000**

SELECT

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													tx_signal_sel		rx_signal_sel	
Type													WO		WO	
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:2		tx_signal_sel	For FPGA only 00: Posedge pipe_ck latch pipe TX signal 01: Negedge pipe_ck latch pipe TX signal 10, 11: Reserved
1:0		rx_signal_sel	For FPGA only 00: Posedge pipe_ck latch pipe RX signal 01: Negedge pipe_ck latch pipe RX signal 10, 11: Reserved

11272534 LINK STATE MACHINE

3FFF0000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	vbus_dbc_cycle															
Type	RW															
Reset	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								vbus_val_id				ltssm				
Type								RU				RU				
Reset								0				0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16		vbus_dbc_cycle	VBUS dobounce cycle to set up vbus_valid signal
8		vbus_valid	VBUS signal after debouncing
4:0		ltssm	LTSSM state 5'h00: ST_RESET 5'h01: ST_DISABLE 5'h02: ST_SS_INACTIVE_QUITE 5'h03: ST_SS_INACTIVE_DISC_DETECT 5'h04: ST_RX_DETECT_RESET 5'h05: ST_RX_DETECT_ACTIVE 5'h06: ST_RX_DETECT_QUITE 5'h07: ST_RX_DETECT_EXIT 5'h08: ST_POLLING_LFPS 5'h09: ST_POLLING_RXEQ 5'hoA: ST_POLLING_ACTIVE 5'hoB: ST_POLLING_CONFIGURATION 5'hoC: ST_POLLING_IDLE 5'hoD: ST_Uo_STATE

Bit(s)	Mnemonic	Name	Description
			5'h0E: ST_U1_STATE
			5'h0F: ST_U1_TX_PING
			5'h10: ST_U1_EXIT
			5'h11: ST_U2_STATE
			5'h12: ST_U2_DETECT
			5'h13: ST_U2_EXIT
			5'h14: ST_U3_STATE
			5'h15: ST_U3_DETECT
			5'h16: ST_U3_EXIT
			5'h17: ST_COMPLIANCE
			5'h18: ST_RECOVERY_ACTIVE
			5'h19: ST_RECOVERY_CONFIGURATION
			5'h1A: ST_RECOVERY_IDLE
			5'h1B: ST_LOOPBACK_ACTIVE_MASTER
			5'h1C: ST_LOOPBACK_ACTIVE_SLAVE
			5'h1D: ST_LOOPBACK_EXIT
			5'h1E: ST_HOT_RESET_ACTIVE
			5'h1F: ST_HOT_RESET_EXIT

11272538 MAC FAST SIMULATION **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											force_uo_to_u3	force_uo_to_u2	force_uo_to_u1	mac_speed_ms_to_us	bypass_warm_reset	
Type											RW	RW	RW	RW	RW	
Reset											0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
5		force_uo_to_u3	(Simulation only) Forces LTSSM from Uo to U3
4		force_uo_to_u2	(Simulation only) Forces LTSSM from Uo to U2
3		force_uo_to_u1	(Simulation only) Forces LTSSM from Uo to U1
2		mac_speed_ms_to_us	(Simulation only) SW can set up the register to speed up all ms timing vlaues to us timing value in mac clock domain. Example: 300ms => 300us 12ms => 12us
1		bypass_warm_reset	(Simulation only) Enters Rx.Detect.Reset and exits quickly to speed up simulation

1127253C LTSSM INTR ENABLE **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														u3_resum	u3_lfps_	vbus_fal

														e_intr_en	tmout_intr_en	l_intr_en
Type														RW	RW	RW
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	vbus_rise_intr_en	rxdet_success_intr_en	exit_u3_intr_en	exit_u2_intr_en	exit_u1_intr_en	enter_u3_intr_en	enter_u2_intr_en	enter_u1_intr_en	enter_u0_intr_en	recovery_intr_en	warm_rst_intr_en	hot_rst_intr_en	loopback_intr_en	compliance_intr_en	ss_disable_intr_en	ss_inactive_intr_en
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
18		u3_resume_intr_en	(Device only) Enables u3_resume_intr
17		u3_lfps_tmout_intr_en	(Device only) Enables u3_lfps_tmout_intr
16		vbus_fall_intr_en	(Device only) Enables vbus_fall_intr
15		vbus_rise_intr_en	(Device only) Enables vbus_rise_intr
14		rxdet_success_intr_en	(Device only) Enables rxdet_success_intr
13		exit_u3_intr_en	(Device only) Enables exit_u3_intr
12		exit_u2_intr_en	(Device only) Enables exit_u2_intr
11		exit_u1_intr_en	(Device only) Enables exit_u1_intr
10		enter_u3_intr_en	(Device only) Enables enter_u3_intr
9		enter_u2_intr_en	(Device only) Enables enter_u2_intr
8		enter_u1_intr_en	(Device only) Enables enter_u1_intr
7		enter_u0_intr_en	(Device only) Enables enter_u0_intr
6		recovery_intr_en	(Device only) Enables recovery_intr
5		warm_rst_intr_en	(Device only) Enables warm_rst_intr
4		hot_rst_intr_en	(Device only) Enables hot_rst_intr
3		loopback_intr_en	(Device only) Enables loopback_intr
2		compliance_intr_en	(Device only) Enables compliance_intr
1		ss_disable_intr_en	(Device only) Enables ss_disable_intr
0		ss_inactive_intr_en	(Device only) Enables ss_inactive_intr

11272540 **LTSSM_INTR** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														u3_resume_intr	u3_lfps_tmout_intr	vbus_fall_intr
Type														W1C	W1C	W1C
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	vbus_rise_intr	rxdet_success_intr	exit_u3_intr	exit_u2_intr	exit_u1_intr	enter_u3_intr	enter_u2_intr	enter_u1_intr	enter_u0_intr	recovery_intr	warm_rst_intr	hot_rst_intr	loopback_intr	compliance_intr	ss_disable_intr	ss_inactive_intr
Type	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
18		u3_resume_intr	(Device only) Sets up interrupt when LTSSM enters U3 RESUME state
17		u3_lfps_tmout_intr	(Device only) Sets up interrupt when TX U3 exits lfps timeout
16		vbus_fall_intr	(Device only) Sets up interrupt when vbus is not valid
15		vbus_rise_intr	(Device only) Sets up interrupt when vbus is valid
14		rxdet_success_intr	(Device only) Sets up interrupt when USB3 termination is detected successfully
13		exit_u3_intr	(Device only) Sets up interrupt when LTSSM exits U3 state
12		exit_u2_intr	(Device only) Sets up interrupt when LTSSM exits U2 state
11		exit_u1_intr	(Device only) Sets up interrupt when LTSSM exits U1 state
10		enter_u3_intr	(Device only) Sets up interrupt when LTSSM enters U3 state
9		enter_u2_intr	(Device only) Sets up interrupt when LTSSM enters U2 state
8		enter_u1_intr	(Device only) Sets up interrupt when LTSSM enters U1 state
7		enter_uo_intr	(Device only) Sets up interrupt when LTSSM enters Uo state
6		recovery_intr	(Device only) Sets up interrupt when LTSSM enters Recovery state
5		warm_rst_intr	(Device only) Sets up interrupt when LTSSM enters Rx.Detect.Reset state (receive warm reset)
4		hot_rst_intr	(Device only) Sets up interrupt when LTSSM enters Hot.Reset state
3		loopback_intr	(Device only) Sets up interrupt when LTSSM enters Loopback state
2		compliance_intr	(Device only) Sets up interrupt when LTSSM enters Compliance state
1		ss_disable_intr	(Device only) Sets up interrupt when LTSSM enters SS.Disable state
0		ss_inactive_intr	(Device only) Sets up interrupt when LTSSM enters SS.Inactive state

11272548 SKP_CNT

00000057

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name																	
Type																	
Reset																	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name											skp_symbol_num						
Type											RW						
Reset											1	0	1	0	1	1	1

Bit(s)	Mnemonic	Name	Description
6:0		skp_symbol_num	Symbol number for USB3 MAC to send skp order set Unit: 4 symbols. Default: (87+1)*4=352 symbols Each 354 symbols send one SKP OS.

Module name: `ssusb_sifslv_u3phyd_t2osoc_tphy` Base address: (+11290900h)

Address	Name	Width	Register Function
11290900	<u>PHYD_MIX0</u>	32	SSUSB PHYD Mix 0 Register
11290904	<u>PHYD_MIX1</u>	32	SSUSB PHYD Mix 1 Register
11290908	<u>PHYD_LFPS0</u>	32	SSUSB PHYD LFPS 0 Register
1129090C	<u>PHYD_LFPS1</u>	32	SSUSB PHYD LFPS 1 Register
11290910	<u>PHYD_IMPCL0</u>	32	SSUSB PHYD Impedance Calibration 0 Register
11290914	<u>PHYD_IMPCL1</u>	32	SSUSB PHYD Impedance Calibration 1 Register
11290918	<u>PHYD_TXPLL0</u>	32	SSUSB PHYD Tx PLL 0 Register
1129091C	<u>PHYD_TXPLL1</u>	32	SSUSB PHYD Tx PLL 1 Register
11290920	<u>PHYD_TXPLL2</u>	32	SSUSB PHYD Tx PLL 2 Register
11290924	<u>PHYD_FLO</u>	32	SSUSB PHYD Frequency Lock Detection 0 Register
11290928	<u>PHYD_MIX2</u>	32	SSUSB PHYD Mix 2 Register
1129092C	<u>PHYD_RX0</u>	32	SSUSB PHYD Rx Register
11290930	<u>PHYD_T2RLB</u>	32	SSUSB PHYD T2R Loopback Register
11290934	<u>PHYD_CPPAT</u>	32	SSUSB PHYD CP Pattern Gen Register
11290938	<u>PHYD_MIX3</u>	32	SSUSB PHYD Mix 3 Register
1129093C	<u>PHYD_EBUFCTL</u>	32	SSUSB PHYD Ebuf Control Register
11290940	<u>PHYD_PIPE0</u>	32	SSUSB PHYD PIPE Control 0 Register
11290944	<u>PHYD_PIPE1</u>	32	SSUSB PHYD PIPE Control 1 Register
11290948	<u>PHYD_MIX4</u>	32	SSUSB PHYD Mix 4 Register
1129094C	<u>PHYD_CKGEN0</u>	32	SSUSB PHYD CKGEN Control 0 Register
11290950	<u>PHYD_MIX5</u>	32	
11290954	<u>PHYD_RESERVED</u>	32	SSUSB PHYD Reserved Register
11290958	<u>PHYD_CDR0</u>	32	SSUSB PHYD CDR Control 0 Register
1129095C	<u>PHYD_CDR1</u>	32	SSUSB PHYD CDR Control 1 Register
11290960	<u>PHYD_PLL_0</u>	32	SSUSB PHYD PLL Control 0 Register
11290964	<u>PHYD_PLL_1</u>	32	SSUSB PHYD PLL Control 1 Register
11290968	<u>PHYD_BCN_DET_1</u>	32	SSUSB PHYD BCN DET 1 Register
1129096C	<u>PHYD_BCN_DET_2</u>	32	SSUSB PHYD BCN DET 2 Register
11290970	<u>EQ0</u>	32	SSUSB PHYA EQ 0 Register
11290974	<u>EQ1</u>	32	SSUSB PHYA EQ 1 Register
11290978	<u>EQ2</u>	32	SSUSB PHYA EQ 2 Register
1129097C	<u>EQ3</u>	32	SSUSB PHYA EQ 3 Register
11290980	<u>EQ_EYE0</u>	32	SSUSB PHYA EYE 0 Register
11290984	<u>EQ_EYE1</u>	32	SSUSB PHYA EYE 1 Register
11290988	<u>EQ_EYE2</u>	32	SSUSB PHYA EYE 2 Register
1129098C	<u>EQ_DFE0</u>	32	
11290990	<u>EQ_DFE1</u>	32	
11290994	<u>EQ_DFE2</u>	32	
11290998	<u>EQ_DFE3</u>	32	
112909A0	<u>PHYD_MON0</u>	32	SSUSB PHYD Monitor 0 Register
112909A4	<u>PHYD_MON1</u>	32	SSUSB PHYD Monitor 1 Register
112909A8	<u>PHYD_MON2</u>	32	SSUSB PHYD Monitor 2 Register
112909AC	<u>PHYD_MON3</u>	32	SSUSB PHYD Monitor 3 Register
112909B0	<u>PHYD_MON4</u>	32	SSUSB PHYD Monitor 4 Register

Address	Name	Width	Register Function
112909B4	PHYD_MON5	32	SSUSB PHYD Monitor 5 Register
112909B8	PHYD_MON6	32	SSUSB PHYD Monitor 6 Register
112909BC	PHYD_MON7	32	SSUSB PHYD Monitor 7 Register
112909C0	PHYA_RX_MON0	32	SSUSB PHYA RX Monitor 0 Register
112909C4	PHYA_RX_MON1	32	SSUSB PHYA RX Monitor 1 Register
112909C8	PHYA_RX_MON2	32	SSUSB PHYA RX Monitor 2 Register
112909CC	PHYA_RX_MON3	32	SSUSB PHYA RX Monitor 3 Register
112909D0	PHYA_RX_MON4	32	SSUSB PHYA RX Monitor 4 Register
112909D4	PHYA_RX_MON5	32	SSUSB PHYA RX Monitor 5 Register
112909D8	PHYD_CPPAT2	32	SSUSB PHYD CP Pattern Gen Register2
112909DC	EQ_EYE3	32	SSUSB PHYA EYE 3 Register
112909E0	KBAND_OUT	32	KBAND_OUT
112909E4	KBAND_OUT1	32	KBAND_OUT1

11290900 PHYD_MIX0 SSUSB PHYD Mix 0 Register 00080210

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_s susb _p_p 3_tx _ng	rg_s susb _tse _q_en	rg_s susb _tse _q_po _len	rg_s susb _tse _q_po _l	rg_s susb _p_p 3_pc lk_n g	rg_ssusb_tseq_th			rg_ssusb_prbs_berth							
Type	RW	RW	RW	RW	RW	RW			RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_s susb _dis _able _phy _u2 _on	rg_s susb _dis _able _phy _u2 _off	rg_s susb _prb _s_en	rg_s susb _bps _lock	rg_ssusb_rtcoment			rg_ssusb_coment			rg_ssusb_prbsel_c_alib					
Type	RW	RW	RW	RW	RW			RW			RW					
Reset	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	p_p3_tx_ng	rg_ssusb_p_p3_tx_ng	PCIe Host mode only 1'b0: Gate TX clock at P2 1'b1: Not gate TX clock at P2
30	tseq_en	rg_ssusb_tseq_en	Enables TSEQ decoder 0: Disable 1: Enable
29	tseq_polen	rg_ssusb_tseq_polen	Enables TSEQ polarity check 0: Disable 1: Enable
28	tseq_pol	rg_ssusb_tseq_pol	Default TSEQ polarity check value 0: Default 0 1: Default 1
27	p_p3_pclk_ng	rg_ssusb_p_p3_pclk_ng	PCIe host mode only 1'b0: Gate PCLK clock at P2 1'b1: Does not gate PCLK clock at P2
26:24	tseq_th	rg_ssusb_tseq_th	TSEQ lock detect threshold

Bit(s)	Mnemonic	Name	Description
23:16	prbs_berth	rg_ssusb_prbs_berth	PRBS bit error threshold If bit error count is bigger than the threshold, rg_ssusb_prbs_passth will be deasserted.
15	disable_phy_u2_on	rg_ssusb_disable_phy_u2_on	Disables PHY with USB2 PHY on 1'bo: Enable PHY 1'b1: Disable PHY. PHY is at low power station.
14	disable_phy_u2_off	rg_ssusb_disable_phy_u2_off	Disable PHY with USB2 PHY off 1'bo: Enable PHY 1'b1: Disable PHY. PHY is at low power station.
13	prbs_en	rg_ssusb_prbs_en	Enables PRBS decoder 0: Disable 1: Enable
12	bpslock	rg_ssusb_bpslock	Bypasses symbol lock 0: Disable 1: Enable
11:8	rtcomcnt	rg_ssusb_rtcomcnt	com symbol retrack threshold
7:4	comcnt	rg_ssusb_comcnt	com symbol lock threshold
3:0	prbssel_calib	rg_ssusb_prbssel_calib	Selects prb_out_calib probe out signals 4'b0000: prb_out_pllcal 4'b0001: prb_out_tx_impcal 4'b0010: prb_out_rx_impcal 4'b0011: prb_out_sigdet_cal 4'b0100: prb_out_rx_fldet 4'b0101: prb_out_ana2cal 4'b0110: prb_out_tximpssel 4'b0111: prb_out_rximpssel 4'b1000: prb_out_txband_cal

11290904 PHYD MIX1 SSUSB PHYD Mix 1 Register 88B71300

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_sleep_en	rg_ssusb_prbs_sel_pcs			rg_ssusb_txlfpsprd				rg_ssusb_prbssel_calib	rg_ssusb_tximpssel	rg_ssusb_pdncctl					
Type	RW	RW			RW				RW	RW	RW					
Reset	1	0	0	0	1	0	0	0	1	0	1	1	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_tx_drv_en	rg_ssusb_tx_drv_sel	rg_ssusb_tx_drv_dly					rg_ssusb_ber_t_en	rg_ssusb_sep_th			rg_ssusb_sep_en	rg_ssusb_rxan_sidec_test			
Type	RW	RW	RW					RW	RW			RW	RW			
Reset	0	0	0	1	0	0	1	1	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	sleep_en	rg_ssusb_sleep_en	"ssusb_sleep" enable control 0: Disable 1: Enable
30:28	prbssel_pcs	rg_ssusb_prbssel_pcs	PCS probe select control 0: ebuf 1: ansi decoder 2: train decoder 3: bert loopback 4: ansi encoder

Bit(s)	Mnemonic	Name	Description
			5: cp pattern 6: Reserved 7: Reserved
27:24	txlfps_prd	rg_ssusb_txlfps_prd	Tx LFPS period control 1~16 (x 4nsec)
23	p_rx_pos_ck	rg_ssusb_p_rx_pos_ck	PCIe mode only 0: Enable RX clock when Pos 1: Disable RX clock when Pos
22	p_tx_pos_ck	rg_ssusb_p_tx_pos_ck	PCIe mode only 0: Enable TX clock when Pos 1: Disable TX clock when Pos
21:16	pdnctl	rg_ssusb_pdnctl	[0]: TX pll p1 gating control [1]: TX pll p2 gating control [2]: TX pll p3 powerdown control [3]: RX pll p1 powerdown control [4]: RX pll p2 powerdown control [5]: RX pll p3 powerdown control TX/RX pll will not be turned off if control is disabled respectively. 0: Disable 1: Enable
15	tx_drv_en	rg_ssusb_tx_drv_en	D/A register mode for da_ssusb_tx_drv_en Selects D/A "da_ssusb_tx_drv_en" mode 0: Normal 1: D/A register mode
14	tx_drv_sel	rg_ssusb_tx_drv_sel	
13:8	tx_drv_dly	rg_ssusb_tx_drv_dly	TX drive stable delay time 1~64 (32*Tref_ck, for 25MHz~1.28usec)
7	bert_en	rg_ssusb_bert_en	Enables bert loop back register 0: Disable 1: Enable
6:4	scp_th	rg_ssusb_scp_th	Single pattern detected threshold Enables single pattern detect 0: Disable 1: Enable
3	scp_en	rg_ssusb_scp_en	
2:0	rxansidec_test	rg_ssusb_rxansidec_test	Option of testing ansi-decoder

11290908 PHYD LFPS0

SSUSB PHYD LFPS0 Register

1E048219

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		rg_ssusb_lfps_pwd	rg_ssusb_force_lfps_pwd	rg_ssusb_rxlfps_ovf					rg_ssusb_p3_entry_sel	rg_ssusb_p3_entry	rg_ssusb_rxlfps_cd_rsel	rg_ssusb_rxlfps_cdrth				
Type		RW	RW	RW					RW	RW	RW	RW				
Reset		0	0	1	1	1	1	0	0	0	0	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_loc_k5g_block	rg_ssusb_tfi_fo_ext_sel	rg_ssusb_tfi_fo_extend	rg_ssusb_rxlfps_lob					rg_ssusb_txlfps_en	rg_ssusb_txlfps_sel	rg_ssusb_rxlfps_cdrlock	rg_ssusb_rxlfps_upb				
Type	RW	RW	RW	RW					RW	RW	RW	RW				
Reset	1	0	0	0	0	0	1	0	0	0	0	1	1	0	0	1

Bit(s)	Mnemonic	Name	Description
30	lfps_pwd	rg_ssusb_lfps_pwd	da_ssusb_lfps_pwd force mode register
29	force_lfps_pwd	rg_ssusb_force_lfps_pwd	da_ssusb_lfps_pwd force mode enable
28:24	rxlfps_ovf	rg_ssusb_rxlfps_ovf	Rx LFPS detect period overflow threshold If the received LFPS period is longer than the threshold, will not be treated as Rx LFPS anymore. 1~31 (x 4nsec)
23	p3_entry_sel	rg_ssusb_p3_entry_sel	Selects D/A "da_ssusb_p3_entry" mode 0: Normal 1: D/A register mode
22	p3_entry	rg_ssusb_p3_entry	D/A register mode for da_ssusb_p3_entry
21:20	rxlfps_cdrsel	rg_ssusb_rxlfps_cdrsel	CDR lock to 5G control modes 0: Normal 1: po 2: Signal detect output 3: Register mode
19:16	rxlfps_cdrth	rg_ssusb_rxlfps_cdrth	Rx LFPS detect threshold for CDR control
15	lock5g_block	rg_ssusb_lock5g_block	da_ssusb_cdr_lck2ref de-asserted condition option 0: Non-block by txlfps_en 1: Block by txlfps_en
14	tfifo_ext_d_sel	rg_ssusb_tfifo_ext_d_sel	Selects TFIFO TX data when rg_ssusb_tfifo_no_extend = 1'bo 1'bo: 20'do 1'b1: Last cycle data
13	tfifo_no_extend	rg_ssusb_tfifo_no_extend	TFIFO extend 1 clock cycle 1'bo: Enable for PCIe mode 1'b1: Disable
12:8	rxlfps_lob	rg_ssusb_rxlfps_lob	Rx LFPS detect period upper bond If the received LFPS period is shorter than the threshold, Rx LFPS will not be triggered. 1~31 (x 4nsec)
7	txlfps_en	rg_ssusb_txlfps_en	D/A register mode for da_ssusb_txlfps_en
6	txlfps_sel	rg_ssusb_txlfps_sel	Selects D/A "da_ssusb_txlfps_en" mode 0: Normal 1: D/A register mode
5	rxlfps_cdrlock	rg_ssusb_rxlfps_cdrlock	D/A register mode for da_ssusb_cdr_lck2ref
4:0	rxlfps_upb	rg_ssusb_rxlfps_upb	Rx LFPS detect period upper bond If the received LFPS period is longer than the threshold, Rx LFPS will not be triggered. 1~31 (x 4nsec)

1129090C PHYD LFPS1					SSUSB PHYD LFPS 1 Register							00000150				
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_rx_imp_bias				rg_ssusb_tx_imp_bias						rg_ssusb_fwake_th					
Type	RW				RW						RW					
Reset	0	0	0	0	0	0	0	0			0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		rg_ssusb_p1_entry_sel	rg_ssusb_p1_entry	rg_ssusb_rxlfps_udf					rg_ssusb_rxlfps_poidleth							
Type		RW	RW	RW					RW							
Reset		0	0	0	0	0	0	1	0	1	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28	rx_imp_bias	rg_ssusb_rx_imp_bias	rg_ssusb_rx_imp_bias[2:0]: TX impsel offset, da_ssusb_rx_imp_sel +/- rg_ssusb_rx_imp_bias[2:0]: After impedance calibration done rg_ssusb_rx_imp_bias[3]: 0 is plus, 1 is minus
27:24	tx_imp_bias	rg_ssusb_tx_imp_bias	rg_ssusb_tx_imp_bias[2:0]: TX impsel offset, da_ssusb_tx_imp_sel +/- rg_ssusb_tx_imp_bias[2:0]: After impedance calibration done rg_ssusb_tx_imp_bias[3]: 0 is plus, 1 is minus
21:16	fwake_th	rg_ssusb_fwake_th	Fake wakeup detection threshold For sleep wakeup triggered, if there is no real activity in the threshold time, enter sleep again. 1~64 (16*Tref_ck, for 25MHz ~0.64usec)
14	p1_entry_sel	rg_ssusb_p1_entry_sel	Selects D/A "da_ssusb_p1_entry" mode 0: Normal 1: D/A register mode
13	p1_entry	rg_ssusb_p1_entry	D/A register mode for da_ssusb_p1_entry
12:8	rxlfps_udf	rg_ssusb_rxlfps_udf	Rx LFPS detect period underflow threshold If the received LFPS period is shorter than the threshold, will not be treated as Rx LFPS anymore. 1~31 (x 4nsec)
7:0	rxlfps_poidlet_h	rg_ssusb_rxlfps_poidlet_h	CDR po switch control idle delay CDR switch will wait for the threshold before switching to 5G. 1~64 (256x4nsec ~1usec)

11290910 PHYD IMPCA
Lo

SSUSB PHYD Impedance Calibration 0 Register

003FoE20

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	rg_ssusb_force_tx_imp_sel	rg_ssusb_tx_impcal_en	rg_ssusb_force_tx_impcal_en	rg_ssusb_tx_imp_sel								rg_ssusb_tx_impcal_calcyc					
Type	RW	RW	RW	RW								RW					
Reset	0	0	0	0	0	0	0	0			1	1	1	1	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rg_ssusb_tx_impcal_stbeye			rg_ssusb_tx_impcal_cycnt													
Type	RW			RW													
Reset	0	0	0	1	1	1	0	0	0	0	1	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31	force_tx_imp_sel	rg_ssusb_force_tx_imp_sel	Enables forcing da_ssusb_tx_imp_sel 0: Disable 1: Enable
30	tx_impcal_en	rg_ssusb_tx_impcal_en	da_ssusb_tx_impcalib_en force mode register When rg_ssusb_force_tx_impcal_en = 1, da_ssusb_tx_impcalib_en = rg_ssusb_tx_impcal_en.
29	force_tx_impcal_en	rg_ssusb_force_tx_impcal_en	Enables DA_SSUSB_TX_IMPCALIB_EN force mode 0: Disable 1: Enable
28:24	tx_imp_sel	rg_ssusb_tx_imp_sel	For force da_ssusb_tx_imp_sel[4:0] When rg_ssusb_force_tx_imp_sel = 1, da_ssusb_tx_imp_sel = rg_ssusb_tx_imp_sel.

Bit(s)	Mnemonic	Name	Description
21:16	tximpcal_calcy c	rg_ssusb_tx_im pcal_calcy c	TX impedance calibration cycle times
14:10	tx_impcal_stbc yc	rg_ssusb_tx_im pcal_stbcyc	TX impedance calibration stable cycle times
9:0	tx_impcal_cyce nt	rg_ssusb_tx_im pcal_cycent	TX impedance calibration cycle count/time

11290914 PHYD IMPCAL L1 SSUSB PHYD Impedance Calibration 1 Register 003F0E20

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	rg_s susb _for _ce_r x_im psel	rg_s susb _rx _impe cal_e n	rg_s susb _for _ce_r x_im pcal _en	rg_ssusb_rx_imp sel								rg_ssusb_rx_imp cal_calcy c					
Type	RW	RW	RW	RW								RW					
Reset	0	0	0	0	0	0	0	0			1	1	1	1	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rg_ssusb_rx_imp cal_stbcyc						rg_ssusb_rx_imp cal_cycent										
Type	RW						RW										
Reset	0	0	0	0	1	1	1	0	0	0	1	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31	force_rx_impse l	rg_ssusb_force _rx_imp sel	Enables forcing da_ssusb_rx_imp sel 0: Disable 1: Enable
30	rx_impcal_en	rg_ssusb_rx_im pcal_en	da_ssusb_rx_imp calib_en force mode register When rg_ssusb_force_rx_imp cal_en = 1, da_ssusb_rx_imp calib_en = rg_ssusb_rx_imp cal_en.
29	force_rx_impca l_en	rg_ssusb_force _rx_imp cal_en	Enables DA_SSUSB_RX_IMPCALIB_EN force mode 0: Disable 1: Enable
28:24	rx_imp sel	rg_ssusb_rx_im psel	da_ssusb_tx_imp_sel[4:0] force mode register When rg_ssusb_force_rx_imp sel = 1, da_ssusb_rx_imp sel = rg_ssusb_rx_imp sel.
21:16	rx_impcal_calc yc	rg_ssusb_rx_im pcal_calcy c	RX impedance calibration cycle times
14:10	rx_impcal_stbc yc	rg_ssusb_rx_im pcal_stbcyc	RX impedance calibration stable cycle times
9:0	rx_impcal_cyce nt	rg_ssusb_rx_im pcal_cycent	RX impedance calibration cycle count/time

11290918 PHYD TXPLL SSUSB PHYD Tx PLL 0 Register F030C801

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_s susb_t xp ll_d dsen _cyc						rg_s susb _txp ll_o n	rg_s susb _for _ce_t xp ll_o n	rg_ssusb_txp ll_stbcyc							
Type	RW						RW	RW	RW							

Reset	1	1	1	1	0	0	0	0	0	0	1	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_txpll_nc_pochg_cyc				rg_ssusb_txpll_ncpoen_cyc									rg_ssusb_txpll_ddsrstb_cyc		
Type	RW				RW									RW		
Reset	1	1	0	0	1	0								0	0	1

Bit(s)	Mnemonic	Name	Description
31:27	txpll_ddsens_cyc	rg_ssusb_txpll_ddsens_cyc	da_ssusb_pll_ddsens stable cycle counts After da_ssusb_pll_ncpo_en is asserted, count rg_ssusb_txpll_ddsens_cyc, and da_ssusb_pll_ddsens will be asserted.
26	txpll_on	rg_ssusb_txpll_on	Forces txpll on When rg_ssusb_force_txpllon = 1, da_ssusb_pll_pwd = ~rg_ssusb_txpll_on.
25	force_txpllon	rg_ssusb_force_txpllon	Enables forcing txpll on 0: Disable 1: Enable
24:16	txpll_stbcyc	rg_ssusb_txpll_stbcyc	txpll_stable stable cycle counts After da_ssusb_pll_ddsens is asserted, count rg_ssusb_txpll_stbcyc, and txpll_stable will be asserted
15:12	txpll_ncpochg_cyc	rg_ssusb_txpll_ncpochg_cyc	da_ssusb_pll_ncpo_chg stable cycle counts After da_ssusb_pll_ddsrstb is asserted, count rg_ssusb_txpll_ncpochg_cyc, and da_ssusb_pll_ncpo_chg will be asserted.
11:10	txpll_ncpoen_cyc	rg_ssusb_txpll_ncpoen_cyc	da_ssusb_pll_ncpo_en stable cycle counts After da_ssusb_pll_pcw_ncp_chg is asserted, count rg_ssusb_txpll_ncpoen_cyc, and da_ssusb_pll_ncpo_en will be asserted.
2:0	txpll_ddsrstb_cyc	rg_ssusb_txpll_ddsrstb_cyc	da_ssusb_pll_dds_rstb stable cycles counts After both da_ssusb_pll_dds_pwd and ad_ssusb_pll_vcocal_cplt are asserted, count rg_ssusb_txpll_ddsrstb_cyc, and da_ssusb_pll_dds_rstb will be asserted.

1129091C PHYD TXPLL

SSUSB PHYD Tx PLL 1 Register

00000000

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	rg_ssusb_pll_ncpo_en	rg_ssusb_pll_fifo_start_man		rg_ssusb_pll_ncpo_chg	rg_ssusb_pll_dds_rstb	rg_ssusb_pll_dds_pwd_b	rg_ssusb_pll_dds_en	rg_ssusb_pll_autok_vco	rg_ssusb_pll_pwd	rg_ssusb_rx_afe_pwd	rg_ssusb_pll_tcadj						
Type	RW	RW		RW	RW	RW	RW	RW	RW	RW	RW						
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rg_ssusb_force_cdr_tcadj	rg_ssusb_force_cdr_autok_vco	rg_ssusb_force_cdr_pwd	rg_ssusb_force_pll_ncpo_en	rg_ssusb_force_pll_fifo_start_man		rg_ssusb_force_pll_ncpo_chg	rg_ssusb_force_pll_dds_rstb	rg_ssusb_force_pll_dds_pwd_b	rg_ssusb_force_pll_dds_en	rg_ssusb_force_pll_autok_vco	rg_ssusb_force_pll_pwd	rg_ssusb_force_pll_rx_afe_pwd	rg_ssusb_force_pll_tcadj	rg_ssusb_force_pll_ncpo_chg	rg_ssusb_force_pll_ncpo_en	rg_ssusb_force_pll_dds_rstb
Type	RW	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	

Reset	0	0	0	0	0		0	0	0	0	0	0	0	0		
--------------	---	---	---	---	---	--	---	---	---	---	---	---	---	---	--	--

Bit(s)	Mnemonic	Name	Description
31	pll_ncpo_en	rg_ssusb_pll_n cpo_en	da_ssusb_pll_ncpo_en force mode register
30	pll_fifo_start_man	rg_ssusb_pll_f ifo_start_man	da_ssusb_pll_fifo_start_man force mode register
28	pll_ncpo_chg	rg_ssusb_pll_n cpo_chg	da_ssusb_pll_pcw_ncpo_chg force mode register
27	pll_dds_rstb	rg_ssusb_pll_d ds_rstb	da_ssusb_pll_dds_rstb force mode register
26	pll_dds_pwdb	rg_ssusb_pll_d ds_pwdb	da_ssusb_pll_dds_pwdb force mode register
25	pll_ddsен	rg_ssusb_pll_d dsen	da_ssusb_pll_ddsен force mode register
24	pll_autok_vco	rg_ssusb_pll_a utok_vco	da_ssusb_pll_autok_vco force mode register
23	pll_pwd	rg_ssusb_pll_p wd	da_ssusb_pll_pwd force mode register
22	rx_afe_pwd	rg_ssusb_rx_afe_pwd	da_ssusb_rx_afe_pwd force mode register
21:16	pll_tcadj	rg_ssusb_pll_t cadj	da_ssusb_pll_tcadj force mode register
15	force_cdr_tcadj	rg_ssusb_force _cdr_tcadj	Enables da_ssusb_cdr_tcadj force mode 0: Disable 1: Enable
14	force_cdr_auto k_vco	rg_ssusb_force _cdr_autok_vco	Enables da_ssusb_cdr_autok_vco force mode 0: Disable 1: Enable
13	force_cdr_pwd	rg_ssusb_force _cdr_pwd	Enables da_ssusb_cdr_pwd force mode 0: Disable 1: Enable
12	force_pll_ncpo_en	rg_ssusb_force _pll_ncpo_en	Enables da_ssusb_pll_ncpo_en force mode 0: Disable 1: Enable
11	force_pll_fifo _start_man	rg_ssusb_force _pll_fifo_start_man	Enables da_ssusb_pll_fifo_start_man force mode 0: Disable 1: Enable
9	force_pll_ncpo _chg	rg_ssusb_force _pll_ncpo_chg	Enables da_ssusb_pll_pcw_ncpo_chg force mode 0: Disable 1: Enable
8	force_pll_dds_rstb	rg_ssusb_force _pll_dds_rstb	Enables da_ssusb_pll_pcw_ncpo_chg force mode 0: Disable 1: Enable
7	force_pll_dds_ pwdb	rg_ssusb_force _pll_dds_pwdb	Enables da_ssusb_pll_dds_pwdb force mode 0: Disable 1: Enable
6	force_pll_ddsен	rg_ssusb_force _pll_ddsен	Enables da_ssusb_pll_ddsен force mode 0: Disable 1: Enable
5	force_pll_tcadj	rg_ssusb_force _pll_tcadj	Enables da_ssusb_pll_tcadj force mode 0: Disable 1: Enable
4	force_pll_auto k_vco	rg_ssusb_force _pll_autok_vco	Enables da_ssusb_pll_autok_vco force mode 0: Disable 1: Enable
3	force_pll_pwd	rg_ssusb_force _pll_pwd	Enables da_ssusb_pll_pwd force mode 0: Disable 1: Enable
2	flt_1_disperr_b	rg_ssusbflt_1 _disperr_b	

Bit(s)	Mnemonic	Name	Description													
11290920		<u>PHYD_TXPLL</u>	SSUSB PHYD Tx PLL 2 Register 00000000													
<u>2</u>																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_tx_lfps_en	rg_ssusb_force_tx_lfps_en	rg_ssusb_tx_lfps	rg_ssusb_force_tx_lfps	rg_ssusb_rxpll_stb	rg_ssusb_txpll_stb	rg_ssusb_force_rxpll_stb	rg_ssusb_force_txpll_stb								rg_ssusb_rxpll_refcksel
Type	RW	RW	RW	RW	RW	RW	RW	RW								RW
Reset	0	0	0	0	0	0	0	0								0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					rg_ssusb_rxpll_stbmode	rg_ssusb_rxpll_on	rg_ssusb_force_rxpll_on	rg_ssusb_force_rx_afe_pwd	rg_ssusb_cdr_autok_vco	rg_ssusb_cdr_pwd	rg_ssusb_cdr_tcadj					
Type					RW	RW	RW	RW	RW	RW	RW					
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	tx_lfps_en	rg_ssusb_tx_lfps_en	da_ssusb_tx_lfps_en force mode register
30	rg_ssusb_force_tx_lfps_en	rg_ssusb_force_tx_lfps_en	Enables da_ssusb_tx_lfps_en force mode
29	tx_lfps	rg_ssusb_tx_lfps	da_ssusb_tx_lfps force mode register
28	force_tx_lfps	rg_ssusb_force_tx_lfps	Enables da_ssusb_tx_lfps force mode
27	rxpll_stb	rg_ssusb_rxpll_stb	rxpll_stb force mode register
26	txpll_stb	rg_ssusb_txpll_stb	txpll_stb force mode register
25	force_rxpll_stb	rg_ssusb_force_rxpll_stb	Enables rxpll_stb force mode
24	force_txpll_stb	rg_ssusb_force_txpll_stb	Enables txpll_stb force mode
16	rxpll_refcksel	rg_ssusb_rxpll_refcksel	rxpll on base on xtalbias_stable or syspll_stable 0: syspll_stable 1: xtalbias_stable
11	rxpll_stbmode	rg_ssusb_rxpll_stbmode	rxpll_stable mode 0: rxpll_stable indicates rxpll lock and rxpll stable time out after rxpll is turned on. 1: rxpll_stable indicates rxpll_lock.
10	rxpll_on	rg_ssusb_rxpll_on	Forces rxpll on When rg_ssusb_force_rxpll_on =1, da_ssusb_cdr_pwd = ~rg_ssusb_rxpll_on.
9	force_rxpll_on	rg_ssusb_force_rxpll_on	Enables forcing rxpll on
8	force_rx_afe_pwd	rg_ssusb_force_rx_afe_pwd	Enables da_ssusb_rx_afe_pwd force mode 0: Disable 1: Enable
7	cdr_autok_vco	rg_ssusb_cdr_autok_vco	da_ssusb_cdr_autok_vco force mode register 0: Disable 1: Enable
6	cdr_pwd	rg_ssusb_cdr_pwd	da_ssusb_cdr_pwd force mode register
5:0	cdr_tcadj	rg_ssusb_cdr_tcadj	da_ssusb_cdr_tcadj force mode register

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

11290924 PHYD_FLO **SSUSB PHYD Frequency Lock Detection 0 Register** **00640064**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_rx_fl_target															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_rx_fl_cyclecnt															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rx_fl_target	rg_ssusb_rx_fl_target	RX frequency lock detection - ref counter detection cycle counts target
15:0	rx_fl_cyclecnt	rg_ssusb_rx_fl_cyclecnt	RX frequency lock detection - fb counter detection cycle counts

11290928 PHYD_MIX2 **SSUSB PHYD Mix 2 Register** **00040204**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	rg_ssusb_rx_eq_rst	rg_ssusb_rx_eq_rst_sel	rg_ssusb_rxval_rst	rg_ssusb_rxval_cnt											rg_ssusb_cdros_en	rg_ssusb_cdr_lckop	
Type	RW	RW	RW	RW											RW	RW	
Reset	0	0	0	0	0	0	0	0						1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name					rg_ssusb_rx_fl_lockth				rg_ssusb_rx_fl_offset								
Type					RW				RW								
Reset					0	0	1	0	0	0	0	0	0	0	1	0	0

Bit(s)	Mnemonic	Name	Description
31	rx_eq_rst	rg_ssusb_rx_eq_rst	D/A register mode for da_ssusb_eq_rst
30	rx_eq_rst_sel	rg_ssusb_rx_eq_rst_sel	Selects D/A "da_ssusb_eq_rst" mode
29	rxval_rst	rg_ssusb_rxval_rst	Resets RX path valid register 0: Disable 1: Enable
28:24	rxval_cnt	rg_ssusb_rxval_cnt	Enables RX path delay from CDR lock to data 1~32 x (256*4nsec)
18	cdros_en	rg_ssusb_cdros_en	Enables CDR offset calibration 0: Disable 1: Enable
17:16	cdr_lckop	rg_ssusb_cdr_lckop	[0]: RX pll ready force mode 1: Force RX pll ready high [1]: RX pll ready selection control
11:8	rx_fl_lockth	rg_ssusb_rx_fl_lockth	RX frequency lock detection lock threshold
7:0	rx_fl_offset	rg_ssusb_rx_fl_offset	RX frequency lock detection - detection cycle offset tolerance counts

1129092C PHYD_RX0 **SSUSB PHYD Rx Register** **00000043**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_t2rlb_berth								rg_ssusb_t2rlb_pat							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_t2rlb_en	rg_ssusb_t2rlb_bpscramb	rg_ssusb_t2rlb_serial	rg_ssusb_t2rlb_mode		rg_ssusb_rx_saosc_en	rg_ssusb_rx_saosc_en_sel	rg_ssusb_rx_dfe_option	rg_ssusb_rx_dfe_en	rg_ssusb_rx_dfe_en_sel	rg_ssusb_rx_eq_en	rg_ssusb_rx_eq_en_sel	rg_ssusb_rx_saosc_rst	rg_ssusb_rx_saosc_rst_sel	rg_ssusb_rx_dfe_rst	rg_ssusb_rx_dfe_rst_sel
Type	RW	RW	RW	RW		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
31:24	t2rlb_berth	rg_ssusb_t2rlb_berth	T2R loop back bit error threshold
23:16	t2rlb_pat	rg_ssusb_t2rlb_pat	T2R loop back pattern
15	t2rlb_en	rg_ssusb_t2rlb_en	Enables T2R loop back 0: Disable 1: Enable
14	t2rlb_bpscramb	rg_ssusb_t2rlb_bpscramb	T2R loop back bypass scrambler
13	t2rlb_serial	rg_ssusb_t2rlb_serial	T2R loop back serial mode
12:11	t2rlb_mode	rg_ssusb_t2rlb_mode	[0]: Enable T2R loop back mode [1]: T2R loop back parallel mode 0: Disable 1: Enable
10	rx_saosc_en	rg_ssusb_rx_saosc_en	D/A register mode for da_ssusb_saosc_en
9	rx_saosc_en_sel	rg_ssusb_rx_saosc_en_sel	Selects D/A "da_ssusb_saosc_en" mode
8	rx_dfe_option	rg_ssusb_rx_dfe_option	Option control for da_ssusb_dfe_en
7	rx_dfe_en	rg_ssusb_rx_dfe_en	D/A register mode for da_ssusb_dfe_en
6	rx_dfe_en_sel	rg_ssusb_rx_dfe_en_sel	Selects D/A "da_ssusb_dfe_en" mode
5	rx_eq_en	rg_ssusb_rx_eq_en	D/A register mode for da_ssusb_eq_en
4	rx_eq_en_sel	rg_ssusb_rx_eq_en_sel	Selects D/A "da_ssusb_eq_en" mode
3	rx_saosc_rst	rg_ssusb_rx_saosc_rst	D/A register mode for da_ssusb_saosc_rst
2	rx_saosc_rst_sel	rg_ssusb_rx_saosc_rst_sel	Selects D/A "da_ssusb_saosc_rst" mode
1	rx_dfe_rst	rg_ssusb_rx_dfe_rst	D/A register mode for da_ssusb_dfe_rst
0	rx_dfe_rst_sel	rg_ssusb_rx_dfe_rst_sel	Selects D/A "da_ssusb_dfe_rst" mode

11290930 PHYD_T2RLB **SSUSB PHYD T2R Loopback Register** **006A0000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ip_u3_port_wer	force_ip_u3_port_pow	rg_u3_ph_yd_rst_b_dis	rg_ssusb_eqt_rain_ch	rg_ssusb_prb_out_cpp	rg_ssusb_bpa_nsie_nc	rg_ssusb_val_id_n	rg_ssusb_ebu_frst	rg_ssusb_k_emp				rg_ssusb_k_full			

		er		mode	at											
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW				RW			
Reset	0	0	0	0	0	0	0	0	0	1	1	0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_t2rlb_bd atrst					rg_ssusb_p_t2rlb_skp_en	rg_ssusb_t2rlb_patmode	rg_ssusb_t2rlb_tseqent								
Type	RW					RW	RW	RW								
Reset	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		rg_ip_u3_port_power	
30		force_ip_u3_port_power	
29		rg_u3_phyd_rst_b_dis	
28	eqtrain_ch_mode	rg_ssusb_eqtrain_ch_mode	Changes criteria of half-full decision in eqtraining mode 0: Normal mode 1: Change mode
27	prb_out_cppat	rg_ssusb_prb_output_cppat	Probe selection control 0: cp pattern 1: PRBS pattern
26	bpansienc	rg_ssusb_bpansienc	Bypasses signal through ansi encoder 0: Does not bypass 1: Bypass
25	valid_en	rg_ssusb_valid_en	Option of valid enable 0: Disable 1: Enable
24	ebuf_srst	rg_ssusb_ebuf_srst	Reset of rgs_ssusb_ebuf_ovf and rgs_ssusb_ebuf_udf 0: No reset 1: Reset
23:20	ssusb_k_emp	rg_ssusb_k_emp	Parameter for determining the half-empty level in read domain
19:16	ssusb_k_ful	rg_ssusb_k_ful	Parameter for determining the half-full level in write domain
15:12	t2rlb_bdatrst	rg_ssusb_t2rlb_bdatrst	T2R loop back BDAT reset period control
10	p_t2rlb_skp_en	rg_ssusb_p_t2rlb_skp_en	PCIe mode only, t2rlb pattern with SKP-OS 1'b0: Disable 1'b1: Enable
9:8	t2rlb_patmode	rg_ssusb_t2rlb_patmode	T2R loop back pattern modes 0: Increase 1: Decrease 2: From rg_ssusb_t2rlb_pat 3: All 0
7:0	t2rlb_tseqent	rg_ssusb_t2rlb_tseqent	T2R loop back TSEQ length control

11290934 PHYD CPPAT

SSUSB PHYD CP Pattern Gen Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name								rg_s susb _c pp at_p rogr am_e n		rg_s susb _c ppat_toz	rg_s susb _c pp at_p rbs_e n	rg_s susb _c ppat_ou t_tmp2				
Type								RW		RW	RW	RW				
Reset								0		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_s susb _c ppat_out_tmp1								rg_s susb _c ppat_out_tmp0							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
24	cppat_program_en	rg_s susb _c ppat _program_en	Enables programmable pattern output 0: Disable 1: Enable
22:21	cppat_toz	rg_s susb _c ppat_toz	Decides number of successive 0's and 1's in compliance mode 0: 60 1: 120 2: 180 3: 240
20	cppat_prbs_en	rg_s susb _c ppat _prbs_en	Compliance pattern change to PRBS 0: Compliance pattern 1: PRBS pattern
19:16	cppat_out_tmp2	rg_s susb _c ppat _out_tmp2	Programmable pattern (tx_40b_cppat_program[19:16]) for compliance debugging, bit 19~0 For bit 39~20, refer to rg_s susb _c ppat_out_h_tmp*.
15:8	cppat_out_tmp1	rg_s susb _c ppat _out_tmp1	Programmable pattern (tx_40b_cppat_program[15:8]) for compliance debugging, bit 19~0 For bit 39~20, refer to rg_s susb _c ppat_out_h_tmp*.
7:0	cppat_out_tmp0	rg_s susb _c ppat _out_tmp0	Programmable pattern (tx_40b_cppat_program[7:0]) for compliance debugging, bit 19~0 For bit 39~20, refer to rg_s susb _c ppat_out_h_tmp*.

11290938 PHYD MIX3 SSUSB PHYD Mix 3 Register 400000D0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_s susb _cdr _tea dj_m inus	rg_s susb _p_c dros _en		rg_s susb _p_p 2_tx _drv _dis		rg_s susb _cdr _theadj_offset			rg_s susb _pll _tea dj_m inus			rg_s susb _for ce_p ll_b ias _lpf _en	rg_s susb _pll _bia s_lp f_en	rg_s susb _pll _theadj_offset		
Type	RW	RW		RW		RW			RW			RW	RW	RW		
Reset	0	1		0		0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_s susb _for ce_p ll_s	rg_s susb _pll _ssc _en	rg_s susb _for ce_c dr_p	rg_s susb _cdr _pi _pwd	rg_s susb _cdr _pi _mode		rg_s susb _txpll_sscen_cyc									

	scen		i_pwd													
Type	RW	RW	RW	RW	RW		RW									
Reset	0	0	0	0	0		0	0	1	1	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	cdr_tcadj_minus	rg_ssusb_cdr_tcadj_minus	da_ssusb_cdr_tcadj = da_ssusb_tx_imp sel +/- rg_ssusb_cdr_tcadj_offset +/- depends on rg_ssusb_cdr_tcadj_minus. 0: - 1: +
30	p_cdros_en	rg_ssusb_p_cdros_en	(PCIe mode only) Enables cdros calibration when rate operated at 5G 1'b0: Disable 1'b1: Enable
28	p_p2_tx_drv_dis	rg_ssusb_p_p2_tx_drv_dis	(PCIe mode only) Disables DA_SSUSB_TX_DRV_EN when powerdown=2'b10 1'b0: Enable DA_SSUSB_TX_DRV_EN 1'b1: Disable DA_SSUSB_TX_DRV_EN
26:24	cdr_tcadj_offset	rg_ssusb_cdr_tcadj_offset	da_ssusb_cdr_tcadj = da_ssusb_tx_imp sel +/- rg_ssusb_cdr_tcadj_offset +/- depends on rg_ssusb_cdr_tcadj_minus. rg_ssusb_cdr_tcadj_minus=1: - rg_ssusb_cdr_tcadj_minus=0: +
23	pll_tcadj_minus	rg_ssusb_pll_tcadj_minus	da_ssusb_pll_tcadj = da_ssusb_tx_imp sel +/- rg_ssusb_pll_tcadj_offset +/- depends on rg_ssusb_pll_tcadj_minus. 0: - 1: +
20	force_pll_bias_lpe_en	rg_ssusb_force_pll_bias_lpf_en	Enables da_ssusb_pll_bias_lpe_en force mode
19	pll_bias_lpe_en	rg_ssusb_pll_bias_lpf_en	da_ssusb_pll_bias_lpe_en force mode register
18:16	pll_tcadj_offset	rg_ssusb_pll_tcadj_offset	da_ssusb_pll_tcadj = da_ssusb_tx_imp sel +/- rg_ssusb_pll_tcadj_offset +/- depend on rg_ssusb_pll_tcadj_minus. rg_ssusb_pll_tcadj_minus= 1: - rg_ssusb_pll_tcadj_minus= 0: +
15	force_pll_ssce_n	rg_ssusb_force_pll_ssce_n	Enables da_ssusb_pll_ssce_en force mode
14	pll_ssce_n	rg_ssusb_pll_ssce_n	da_ssusb_pll_ssce_en force mode register
13	force_cdr_pi_pwd	rg_ssusb_force_cdr_pi_pwd	Enables da_ssusb_cdr_pi_pwd force mode
12	cdr_pi_pwd	rg_ssusb_cdr_pi_pwd	da_ssusb_cdr_pi_pwd force mode register
11	cdr_pi_mode	rg_ssusb_cdr_pi_mode	PI mode control 1'b0: CLKo/CLK90 with PI mode 1'b1: CLKo/CLK90 without PI mode
9:0	txpll_ssce_n_cyc	rg_ssusb_txpll_ssce_n_cyc	da_ssusb_pll_ssce_en stable cycle counts After da_ssusb_pll_ddsen asserted, count rg_ssusb_txpll_ssce_n_cyc, and da_ssusb_pll_ssce_en will be asserted.

1129093C **PHYD_EBUFC**
TL

SSUSB PHYD Ebuf Control
Register

0044AA00

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ebufctl															

Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_ebufctl															
Type	RW															
Reset	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ebufctl	rg_ssusb_ebufctl	Parameters for control function [0]: Reset wrfull_start [2:1]: Probe output control [11:8]: mid_ful_start [15:12]: mid_ful_rxeq [19:16]: mid_emp_start [23:20]: mid_emp_rxeq

11290940 PHYD PIPE0 SSUSB PHYD PIPE Control 0 0000060
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		rg_ssusb_rxt_termination	rg_ssusb_rxeqtraining	rg_ssusb_rxpolarity	rg_ssusb_txdeemph		rg_ssusb_powerdown		rg_ssusb_txonezeros	rg_ssusb_txelecidle	rg_ssusb_txdetectrx	rg_ssusb_pipe_sel	rg_ssusb_txdatak			
Type		RW	RW	RW	RW		RW		RW	RW	RW	RW	RW			
Reset		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_cdr_stable_sel	rg_ssusb_cdr_stable	rg_ssusb_cdr_rstb_sel	rg_ssusb_cdr_rstb	rg_ssusb_frce_powerdown					rg_ssusb_ptxbendis	rg_ssusb_pp_error_sel		rg_ssusb_txmargin			rg_ssusb_txcompliance
Type	RW	RW	RW	RW	RW					RW	RW		RW			RW
Reset	0	0	0	0	0					1	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30	rxtermination	rg_ssusb_rxt_termination	Register control for PIPE bypass mode
29	rxeqtraining	rg_ssusb_rxeqtraining	Register control for PIPE bypass mode
28	rxpolarity	rg_ssusb_rxpolarity	Register control for PIPE bypass mode
27:26	txdeemph	rg_ssusb_txdeemph	Register control for PIPE bypass mode
25:24	powerdown	rg_ssusb_powerdown	Register control for PIPE bypass mode
23	txonezeros	rg_ssusb_txonezeros	Register control for PIPE bypass mode
22	txelecidle	rg_ssusb_txelecidle	Register control for PIPE bypass mode
21	txdetectrx	rg_ssusb_txdetectrx	Register control for PIPE bypass mode
20	pipe_sel	rg_ssusb_pipe_sel	Register control enable for PIPE bypass mode 0: Disable 1: Enable
19:16	txdatak	rg_ssusb_txdatak	Register control for PIPE bypass mode
15	cdr_stable_sel	rg_ssusb_cdr_stable_sel	Selects D/A "da_ssusb_cdr_stable" mode
14	cdr_stable	rg_ssusb_cdr_stable	D/A register mode for da_ssusb_cdr_stable
13	cdr_rstb_sel	rg_ssusb_cdr_rstb_sel	Selects D/A "da_ssusb_cdr_rstb" mode

Bit(s)	Mnemonic	Name	Description
12	cdr_rstb	rg_ssusb_cdr_rstb	D/A register mode for da_ssusb_cdr_rstb
11		rg_ssusb_fre_p ipe_powerdown	
6	p_txbcn_dis	rg_ssusb_p_txb cn_dis	Disables PCIe beacon
5:4	p_error_sel	rg_ssusb_p_err or_sel	Continuous RX error occur sel for judging RX end 2'b00: Continuous 7 symbols as RX end 2'b01: Continuous 15 symbols as RX end 2'b10: Continuous 31 symbols as RX end 2'b11: Continuous 63 symbols as RX end
3:1	txmargin	rg_ssusb_txmargin	Register control for PIPE bypass mode
0	txcompliance	rg_ssusb_txcompliance	Register control for PIPE bypass mode

11290944 PHYD PIPE1 SSUSB PHYD PIPE Control 1 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_txdata															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_txdata															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	txdata	rg_ssusb_txdata	Register control for PIPE bypass mode

11290948 PHYD MIX4 SSUSB PHYD Mix 4 Register 27000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_cdr_offset															rg_ssusb_t2rlb_ber_en
Type	RW															RW
Reset			1	0	0	1	1	1								0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_t2rlb_ber_rate															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
29:24	cdros_cnt	rg_ssusb_cdros_cnt	CDR offset calibration latency control
16	t2rlb_ber_en	rg_ssusb_t2rlb_ber_en	Enables T2R loop back bit error insertion
15:0	t2rlb_ber_rate	rg_ssusb_t2rlb_ber_rate	T2R loop back bit error rate control

1129094C PHYD CKGEN
SSUSB PHYD CKGEN Control Register
08000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name					rg_s susb _rfi fo_i mpla t	rg_s susb_tfi fo_p sel											
Type					RW	RW											
Reset					1	0	0	0									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							rg_s susb _ckgen_p sel										rg_s susb _rx ck_in v
Type							RW										RW
Reset							0	0								0	

Bit(s)	Mnemonic	Name	Description
27	rfifo_implat	rg_ssusb_rfifo_implat	Improves rfifo latency
26:24	tfifo_psel	rg_ssusb_tfifo_psel	Selects tfifo probe out
9:8	ckgen_psel	rg_ssusb_ckgen_psel	Selects ssusb_ckgen_top probe out
0	rxck_inv	rg_ssusb_rxck_inv	Enables rx250m clock inversion

11290950 PHYD MIX5
00000030

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_prb_sel															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_rxpll_stbcyc															
Type	RW															
Reset						0	0	0	0	0	1	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	prb_sel	rg_ssusb_prb_sel	Probe selection control
10:0	rxpll_stbcyc	rg_ssusb_rxpll_stbcyc	rxpll stable cycles counts After da_ssusb_cdr_pwd = 0 and ad_ssusb_cdr_vcocal_cplt = 1, count rg_ssusb_rxpll_stbcyc, and rxpll_stable will be asserted.

**11290954 PHYD RESER
VED**
SSUSB PHYD Reserved Register
00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_phyd_reserve															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	rg_ssusb_phyd_reserve															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	phyd_reserve	rg_ssusb_phyd_reserve	[0]: Select Gen2 1 EIOS detection 1b0: Continuous EIOS 1b1: Non-continuous EIOS

11290958 PHYD CDR0 SSUSB PHYD CDR Control 0 F80E0E0E Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_cdr_bic_ltr				rg_ssusb_cdr_bic_ltdo							rg_ssusb_cdr_bc_ltd1				
Type	RW				RW							RW				
Reset	1	1	1	1	1	0	0	0				0	1	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rg_ssusb_cdr_bc_ltr							rg_ssusb_cdr_bc_ltdo					
Type				RW							RW					
Reset				0	1	1	1	0				0	1	1	1	0

Bit(s)	Mnemonic	Name	Description
31:28	cdr_bic_ltr	rg_ssusb_cdr_bic_ltr	Register control for CDR bic ltr
27:24	cdr_bic_ltdo	rg_ssusb_cdr_bic_ltdo	Register control for CDR bic ltdo
20:16	cdr_bc_ltd1	rg_ssusb_cdr_bc_ltd1	Register control for CDR bc ltd
12:8	cdr_bc_ltr	rg_ssusb_cdr_bc_ltr	Register control for CDR bc ltr
4:0	cdr_bc_ltdo	rg_ssusb_cdr_bc_ltdo	Register control for CDR bc ltdo

1129095C PHYD CDR1 SSUSB PHYD CDR Control 1 020A0802 Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_cdr_bir_ltd1												rg_ssusb_cdr_bir_ltr			
Type	RW												RW			
Reset				0	0	0	1	0				0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rg_ssusb_cdr_bir_ltdo				rg_ssusb_cdr_bw_sel				rg_ssusb_cdr_bic_ltd1				
Type				RW				RW				RW				
Reset				0	1	0	0	0	0	0			0	0	1	0

Bit(s)	Mnemonic	Name	Description
28:24	cdr_bir_ltd1	rg_ssusb_cdr_bir_ltd1	Register control for CDR bir ltd
20:16	cdr_bir_ltr	rg_ssusb_cdr_bir_ltr	Register control for CDR bir ltr
12:8	cdr_bir_ltdo	rg_ssusb_cdr_bir_ltdo	Register control for CDR bir ltdo
7:6	cdr_bwsel_dly	rg_ssusb_cdr_bw_sel	ssusb_cdr_bw_sel delay time control 2'b00: 2us 2'b01: 4us 2'b10: 6us

Bit(s)	Mnemonic	Name	Description
3:0	cdr_bic_ltd1	rg_ssusb_cdr_bic_ltd1	2'b11: 8us Register control for CDR bic ltd

11290960 PHYD PLL 0 SSUSB PHYD PLL Control 0 00328040
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				rg_ssusb_force_cdr_band_5g	rg_ssusb_force_cdr_band_2p5g	rg_ssusb_force_pll_band_5g	rg_ssusb_force_pll_band_2p5g	rg_ssusb_p_eq_t_sel								
Type				RW	RW	RW	RW	RW								
Reset				0	0	0	0	0	0	0	1	1	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_p_eq_t_sel	rg_ssusb_pll_iso_en_cyc										rg_ssusb_pll_band_rec	rg_ssusb_pll_dds_iso_en	rg_ssusb_force_pll_dds_iso_en	rg_ssusb_force_pll_dds_pwr_on	rg_ssusb_force_pll_dds_pwr_on
Type	RW	RW										RW	RW	RW	RW	RW
Reset	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
28	force_cdr_band_5g	rg_ssusb_force_cdr_band_5g	Forces 5G cdr band
27	force_cdr_band_2p5g	rg_ssusb_force_cdr_band_2p5g	Forces 2.5G cdr band
26	force_pll_band_5g	rg_ssusb_force_pll_band_5g	Forces 5G pll band
25	force_pll_band_2p5g	rg_ssusb_force_pll_band_2p5g	Forces 2.5G pll band
24:15	p_eq_t_sel	rg_ssusb_p_eq_t_sel	(PCIe mode only) Selects rxeq training time when rate operates at 5G 1 represents 64 ref_ck cycles.
14:5	pll_iso_en_cyc	rg_ssusb_pll_iso_en_cyc	da_ssusb_pll_iso_en stable cycle counts After da_ssusb_pll_pwdb is asserted, count rg_ssusb_pll_iso_en_cyc, and da_ssusb_pll_iso_en will be asserted.
4	pllband_rec	rg_ssusb_pllband_rec	Recalibrates txpll/cdrpll band after exiting ssusb_sleep
3	pll_dds_iso_en	rg_ssusb_pll_dds_iso_en	pll_dds_iso_en force mode register
2	force_pll_dds_iso_en	rg_ssusb_force_pll_dds_iso_en	Enables pll_dds_iso_en force mode
1	pll_dds_pwr_on	rg_ssusb_pll_dds_pwr_on	pll_dds_pwr_on force mode register
0	force_pll_dds_pwr_on	rg_ssusb_force_pll_dds_pwr_on	Enables pll_dds_pwr_on force mode

11290964 PHYD PLL 1 SSUSB PHYD PLL Control 1 00000000

Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_cdr_band_5g								rg_ssusb_cdr_band_2p5g							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_pll_band_5g								rg_ssusb_pll_band_2p5g							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24	cdr_band_5g	rg_ssusb_cdr_b and_5g	5G cdr band register
23:16	cdr_band_2p5g	rg_ssusb_cdr_b and_2p5g	2.5G cdr band register
15:8	pll_band_5g	rg_ssusb_pll_b and_5g	5G pll band register
7:0	pll_band_2p5g	rg_ssusb_pll_b and_2p5g	2.5G pll band register

11290968 PHYD BCN D ET 1 SSUSB PHYD BCN DET 1 Register 271003E8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_p_bcn_obs_prd															
Type	RW															
Reset	0	0	1	0	0	1	1	1	0	0	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_u_bcn_obs_prd															
Type	RW															
Reset	0	0	0	0	0	0	1	1	1	1	1	0	1	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	p_bcn_obs_prd	rg_ssusb_p_bcn _obs_prd	PCIe Host beacon detection observation period
15:0	u_bcn_obs_prd	rg_ssusb_u_bcn _obs_prd	USB3 noise observation period

1129096C PHYD BCN D ET 2 SSUSB PHYD BCN DET 2 Register 0007112C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	rg_ssusb_p_bcn_obs_sel																
Type	RW																
Reset					0	0	0	0	0	0	0	0	0	1	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name													rg_s susb _bcn _det _dis	rg_ssusb_u_bcn_obs_sel			
Type													RW	RW			
Reset				1	0	0	0	1	0	0	1	0	1	1	0	0	

Bit(s)	Mnemonic	Name	Description
27:16	p_bcn_obs_sel	rg_ssusb_p_bcn_obs_sel	PCIe host beacon det threshold Beacon: Toggle > rg_ssusb_p_bcn_obs_sel Noise: Toggle < rg_ssusb_p_bcn_obs_sel
12	bcn_det_dis	rg_ssusb_bcn_det_dis	Enables/Disables beacon detection (noise Filter) For PCIe mode: 1'b0: Enable beacon detection 1'b1: Disable beacon detection For USB3 mode, when P3, selects wakeup condition: 1'b0: Enable noise Filter 1'b1: Disable noise Filter
11:0	u_bcn_obs_sel	rg_ssusb_u_bcn_obs_sel	USB3 LFPS threshold LFPS: Toggle > rg_ssusb_u_bcn_obs_sel Noise: Toggle < rg_ssusb_u_bcn_obs_sel

11290970 EQ0 SSUSB PHYA EQ 0 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_EQ_DLHL_LFI								RG_SSUSB_EQ_DHHL_LFI							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_EQ_DDoHOS_LFI								RG_SSUSB_EQ_DDoLOS_LFI							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:24	EQ_DLHL_LFI	RG_SSUSB_EQ_DLHL_LFI	Filter count: DFE, LHL
22:16	EQ_DHHL_LFI	RG_SSUSB_EQ_DHHL_LFI	Filter count: DFE, HHL
14:8	EQ_DDoHOS_LFI	RG_SSUSB_EQ_DDoHOS_LFI	Filter count: CDR offset calibration for DoH latch
6:0	EQ_DDoLOS_LFI	RG_SSUSB_EQ_DDoLOS_LFI	Filter count: CDR offset calibration for DoL latch

11290974 EQ1 SSUSB PHYA EQ 1 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_EQ_DD1HOS_LFI								RG_SSUSB_EQ_DD1LOS_LFI							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_EQ_DEoOS_LFI								RG_SSUSB_EQ_DE1OS_LFI							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:24	EQ_DD1HOS_LFI	RG_SSUSB_EQ_DD1HOS_LFI	Filter count: CDR offset calibration for D1H latch
22:16	EQ_DD1LOS_LFI	RG_SSUSB_EQ_DD1LOS_LFI	Filter count: CDR offset calibration for D1L latch

Bit(s)	Mnemonic	Name	Description
14:8	EQ_DEoOS_LFI	1LOS_LFI RG_SSUSB_EQ_DE oOS_LFI	Filter count: CDR offset calibration for DEo latch
6:0	EQ_DE1OS_LFI	RG_SSUSB_EQ_DE 1OS_LFI	Filter count: CDR offset calibration for DE1 latch

11290978 EQ2 SSUSB PHYA EQ 2 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	RG_SSUSB_EQ_DLHLOS_LFI								RG_SSUSB_EQ_DHHLOS_LFI									
Type	RW								RW									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	RG_S SUSB EQ STOP TIME	RG_SSUSB_EQ_D HHL_LF_SEL				RG_SSUSB_EQ_D SAOS_LF_SEL				RG_SSUSB _ EQ_STARTT IME	RG_SSUSB_EQ_D LEQ_LF_SEL				RG_SSUSB_EQ_D LHL_LF_SEL			
Type	RW	RW				RW				RW	RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
30:24	EQ_DLHLOS_LFI	RG_SSUSB_EQ_DL HLOS_LFI	Filter count: CDR offset calibration for DLHL latch
22:16	EQ_DHHLOS_LFI	RG_SSUSB_EQ_DH HLOS_LFI	Filter count: CDR offset calibration for DHHL latch
14	EQ_STOPTIME	RG_SSUSB_EQ_ST OPTIME	EQ counter statistial polling stop time 0: 16u 1: 32u
13:11	EQ_DHHL_LF_SEL	RG_SSUSB_EQ_DH HL_LF_SEL	Selects DFE, HHL loop Filter
10:8	EQ_DSAOS_LF_SE L	RG_SSUSB_EQ_DS AOS_LF_SEL	Selects Sense-Amp. DFF offset loop Filter
7:6	EQ_STARTTIME	RG_SSUSB_EQ_ST ARTTIME	EQ counter statistic polling start time 2'b00: 0.5u 2'b01: 1u 2'b10: 1.5u
5:3	EQ_DLEQ_LF_SEL	RG_SSUSB_EQ_DL EQ_LF_SEL	Selects LEQ loop Filter
2:0	EQ_DLHL_LF_SEL	RG_SSUSB_EQ_DL HL_LF_SEL	Selects DFE, LHL loop Filter

1129097C EQ3 SSUSB PHYA EQ 3 Register 83000098

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RG_SSUSB_ EQ_DLEQ_LFI_GEN2				RG_SSUSB_EQ_DLEQ_ LFI_GEN1					RG_SSUSB_EQ_DEYEoOS_LFI							
Type	RW				RW					RW							
Reset	1	0	0	0	0	0	1	1		0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RG_SSUSB_EQ_DEYE1OS_LFI								RG_S SUSB EQ TRI_ DET_ EN	RG_SSUSB_EQ_TRI_DET_TH							

Type		RW							RW	RW						
Reset		0	0	0	0	0	0	0	1	0	0	1	1	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28	EQ_DLEQ_LFI_GEN2	RG_SSUSB_EQ_DL EQ_LFI_GEN2	gen2 Filter count: LEQ, peaking
27:24	EQ_DLEQ_LFI_GEN1	RG_SSUSB_EQ_DL EQ_LFI_GEN1	gen1 Filter count: LEQ, peaking
22:16	EQ_DEYEoOS_LFI	RG_SSUSB_EQ_DE YEoOS_LFI	Filter count: CDR offset calibration for EYEo latch
14:8	EQ_DEYE1OS_LFI	RG_SSUSB_EQ_DE YE1OS_LFI	Filter count: CDR offset calibration for EYE1 latch
7	EQ_TRI_DET_EN	RG_SSUSB_EQ_TR I_DET_EN	Enables signal detection PI code wandering
6:0	EQ_TRI_DET_TH	RG_SSUSB_EQ_TR I_DET_TH	Signal detection PI code wandering range

11290980 EQ_EYEo SSUSB PHYA EYE o Register 00000040

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_EQ_EYE_XOFFSET							RG_S SUSB EQ_ EYE_ MON EN		RG_SSUSB_EQ_EYEo_Y						
Type	RW							RW		RW						
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_EQ_EYE1_Y							RG_S SUSB EQ_ PILP O_RO UT	RG_SSUSB_EQ_P I_KPGAIN	RG_S SUSB EQ_ EYE_ CNT_ EN						
Type	RW							RW		RW			RW			
Reset		0	0	0	0	0	0	0	0	1	0	0	0			

Bit(s)	Mnemonic	Name	Description
31:25	EQ_EYE_XOFFSET	RG_SSUSB_EQ_EY E_XOFFSET	PI code offset for eye monitor
24	EQ_EYE_MON_EN	RG_SSUSB_EQ_EY E_MON_EN	Enables eye monitor 0: Disable 1: Enable
22:16	EQ_EYEo_Y	RG_SSUSB_EQ_EY Eo_Y	Horizontal PI code control for EYEo
14:8	EQ_EYE1_Y	RG_SSUSB_EQ_EY E1_Y	Horizontal PI code control for EYEo
7	EQ_PILPO_ROUT	RG_SSUSB_EQ_PI LPO_ROUT	PI code mointor switch 0: Real-time toggling 1: Snap shot
6:4	EQ_PI_KPGAIN	RG_SSUSB_EQ_PI _KPGAIN	PI phase calibration loop control
3	EQ_EYE_CNT_EN	RG_SSUSB_EQ_EY E_CNT_EN	Eye monitor, error count recount

11290984 EQ_EYE1 SSUSB PHYA EYE 1 Register 05000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_EQ_SIGDET															RG_SSUSB_EQ_EYE_MASK
Type	RW															RW
Reset		0	0	0	0	1	0	1								0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_EQ_EYE_MASK															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0							

Bit(s)	Mnemonic	Name	Description
30:24	EQ_SIGDET	RG_SSUSB_EQ_SIGDET	Voltage threshold voltage for signal detection
16:7	EQ_EYE_MASK	RG_SSUSB_EQ_EYE_MASK	Data Filter for eye monitor

11290988 EQ_EYE2 SSUSB PHYA EYE 2 Register 03030000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RG_SSUSB_EQ_RX500M_CK_SEL		RG_SSUSB_EQ_SD_CNT1						RG_SSUSB_EQ_ISIFLAG_SEL	RG_SSUSB_EQ_SD_CNT0							
Type	RW		RW						RW	RW							
Reset	0		0	0	0	0	1	1	0	0	0	0	0	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name																	
Type																	
Reset																	

Bit(s)	Mnemonic	Name	Description
31	RX500M_CK_SEL	RG_SSUSB_EQ_RX500M_CK_SEL	Signal detection count value
29:24	EQ_SD_CNT1	RG_SSUSB_EQ_SD_CNT1	
23:22	EQ_ISIFLAG_SEL	RG_SSUSB_EQ_ISIFLAG_SEL	
21:16	EQ_SD_CNT0	RG_SSUSB_EQ_SD_CNT0	Signal detection count value

1129098C EQ_DFE0 F0202000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_EQ_LEQMAX				RG_SSUSB_EQ_DFEX_EN	RG_SSUSB_EQ_DFEX_LF_SEL				RG_SSUSB_EQ_CHK_EYE_H	RG_SSUSB_EQ_PIEYE_INI					

Type	RW				RW	RW				RW	RW					
Reset	1	1	1	1	0	0	0	0	0	0	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_EQ_PI90_INI									RG_SSUSB_EQ_PIo_INI						
Type	RW									RW						
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:28	EQ_LEQMAX	RG_SSUSB_EQ_LEQMAX	LEQ upper bound
27	EQ_DFEX_EN	RG_SSUSB_EQ_DFEX_EN	Forces DFEX enable 0: HW control 1: Force DFEX enable
26:24	EQ_DFEX_LF_SEL	RG_SSUSB_EQ_DFEX_LF_SEL	Selects DFEX loop Filter
23	EQ_CHK_EYE_H	RG_SSUSB_EQ_CHK_EYE_H	Forces DFEX check EYE_H
22:16	EQ_PIEYE_INI	RG_SSUSB_EQ_PIEYE_INI	EQ_PIEYE initial value
14:8	EQ_PI90_INI	RG_SSUSB_EQ_PI90_INI	EQ PI90 initial value
6:0	EQ_PIo_INI	RG_SSUSB_EQ_PIo_INI	EQ PIo initial value

11290990 EQ_DFE1

78000044

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_EQ_REV															
Type	RW															
Reset	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_EQ_DFEYEN_DUR				RG_SSUSB_EQ_DFEXEN_DUR				RG_SSUSB_EQ_DFEX_RST	RG_SSUSB_EQ_GATED_RXD_B	RG_SSUSB_EQ_PIoCK_SEL			RG_SSUSB_EQ_DFEX_DIS	RG_SSUSB_EQ_DFEXEN_TOPDIS	RG_SSUSB_EQ_DFEXEN_SEL
Type	RW				RW				RW	RW	RW			RW	RW	RW
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0

Bit(s)	Mnemonic	Name	Description
31:16	EQ_REV	RG_SSUSB_EQ_REV	EQ reserved register
14:12	EQ_DFEYEN_DUR	RG_SSUSB_EQ_DFEYEN_DUR	EQ DFEY_EN delay duration 16/32/48/64/80/96/112/128 us
10:8	EQ_DFEXEN_DUR	RG_SSUSB_EQ_DFEXEN_DUR	EQ DFEX_EN delay duration 32/64/96/128/160/192/224/256 us
7	EQ_DFEX_RST	RG_SSUSB_EQ_DFEX_RST	Forces EQ_DFEX reset
6	EQ_GATED_RXD_B	RG_SSUSB_EQ_GATED_RXD_B	Forces gated RX data
5:4	EQ_PIoCK_SEL	RG_SSUSB_EQ_PIoCK_SEL	Selects PI90 count-down clock
2	EQ_DFEX_DIS	RG_SSUSB_EQ_DFEX_DIS	Disables DFEX function

Bit(s)	Mnemonic	Name	Description
1	EQ_DFEYEN_STOP_DIS	EX_DIS RG_SSUSB_EQ_DF EYEN_STOP_DIS	Disables DFEYEN deassertion
0	EQ_DFEXEN_SEL	RG_SSUSB_EQ_DF EXEN_SEL	Selects DFEX_EN 0: Original DFEX_EN control 1: DFEY_EN

11290994 EQ_DFE2 00020000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				RG_SSUSB_EQ_MON_SEL											RG_SSUSB_EQ_LEQO_SC_DLYCNT		
Type				RW											RW		
Reset				0	0	0	0	0						0	1	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				RG_SSUSB_EQ_DLEQOS_LFI											RG_SSUSB_EQ_DFE_TOG	RG_SSUSB_EQ_LEQ_STOP_TO	
Type				RW											RW	RW	
Reset				0	0	0	0	0						0	0	0	

Bit(s)	Mnemonic	Name	Description
28:24	EQ_MON_SEL	RG_SSUSB_EQ_MON_SEL	Selects monitor
18:16	LEQO_SC_DLYCNT	RG_SSUSB_EQ_LEQO_SC_DLYCNT	leq os calibration enable delay time (after saosc_en is enabled) Confirm rg_ssusb_cdros_cnt setting. 4'ho: 1*8 us 4'h1: 2*8 us 4'hf: 16*8 us
12:8	EQ_DELEQOS_LFI	RG_SSUSB_EQ_DLEQOS_LFI	Filter count: CDR offset calibration for DCLEQOS latch
2		RG_SSUSB_EQ_DFE_TOG	DFE toggle mode
1:0	EQ_LEQ_STOP_TO	RG_SSUSB_EQ_LEQ_STOP_TO	LEQ_STOP timeout time 32/64/96/128/160/192/224/256 us

11290998 EQ_DFE3 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_EQ_RESERVED															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_EQ_RESERVED															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	EQ_RESERVED	RG_SSUSB_EQ_RESERVED	[0]: RG_SSUSB_EQ_STOP_FLAG_BPS SERVED

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

112909A0 PHYD_MON0 **SSUSB PHYD Monitor 0** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgs_ssusb_bert_berc															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_lfps					rgs_ssusb_tra_indec			rgs_ssusb_sep_pat							
Type	RO					RO			RO							
Reset	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rgs_bert_berc	rgs_ssusb_bert_berc	Debug signals
15:12	rgs_lfps	rgs_ssusb_lfps	Debug signals for LFPS
10:8	rgs_tra_indec	rgs_ssusb_tra_indec	Debug signals
7:0	rgs_sep_pat	rgs_ssusb_sep_pat	Debug signals

112909A4 PHYD_MON1 **SSUSB PHYD Monitor 1** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_rx_fl_out															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	rgs_rx_fl_out	rgs_ssusb_rx_fl_out	Debug signals

112909A8 PHYD_MON2 **SSUSB PHYD Monitor 2** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgs_ssusb_t2rlb_errent															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_retrack					rgs_ssusb_rx_pll_lock	rgs_ssusb_cd_r_vcocal_cpl_t_d	rgs_ssusb_pl_l_vcocal_cpl_t_d	rgs_ssusb_pdnetl							
Type	RO					RO	RO	RO	RO							

Reset	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0
--------------	---	---	---	---	--	---	---	---	---	---	---	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
31:16	rgs_t2rlb_errc nt	rgs_ssusb_t2rlb_errc nt	Debug signals for T2RLB error count
15:12	rgs_retrack	rgs_ssusb_retrack	Debug signals
10	rgs_rxpll_lock	rgs_ssusb_rxpll_lock	rxpll_lock signal
9	rgs_cdr_vcocal_cplt_d	rgs_ssusb_cdr_vcocal_cplt_d	ad_ssusb_cdr_vcocal_cplt signal
8	rgs_pll_vcocal_cplt_d	rgs_ssusb_pll_vcocal_cplt_d	ad_ssusb_pll_vcocal_cplt signal
7:0	rgs_pdncntl	rgs_ssusb_pdncntl	Debug signals for PDNCTL

112909AC PHYD MON3

SSUSB PHYD Monitor 3 Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgs_ssusb_tseq_errcnt															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_prbs_errcnt															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rgs_tseq_errcnt	rgs_ssusb_tseq_errcnt	Debug signals
15:0	rgs_prbs_errcnt	rgs_ssusb_prbs_errcnt	Debug signals

112909B0 PHYD MON4

SSUSB PHYD Monitor 4 Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					rgs_ssusb_rx_lslock_cnt				rgs_ssusb_scp_detcnt							
Type					RO				RO							
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_tseq_detcnt															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:24	rgs_rx_lslock_cnt	rgs_ssusb_rx_lslock_cnt	Debug signals
23:16	rgs_scp_detcnt	rgs_ssusb_scp_detcnt	Debug signals
15:0	rgs_tseq_detcnt	rgs_ssusb_tseq_detcnt	Debug signals

112909B4 PHYD MON5

SSUSB PHYD Monitor 5

00000000

Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgs_ssusb_ebufmsg															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_bert_lock	rgs_ssusb_sep_det	rgs_ssusb_tseq_det	rgs_ssusb_ebuf_udf	rgs_ssusb_ebuf_ovf	rgs_ssusb_prbs_passth	rgs_ssusb_prbs_pass	rgs_ssusb_prbs_lock	rgs_ssusb_t2rlb_err	rgs_ssusb_t2rlb_passth	rgs_ssusb_t2rlb_pass	rgs_ssusb_t2rlb_lock	rgs_ssusb_rx_impcal_done	rgs_ssusb_tx_impcal_done	rgs_ssusb_rx_detected	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rgs_ebufmsg	rgs_ssusb_ebufmsg	Debug signals
15	rgs_bert_lock	rgs_ssusb_bert_lock	Debug signals
14	rgs_sep_det	rgs_ssusb_sep_det	Debug signals
13	rgs_tseq_det	rgs_ssusb_tseq_det	Debug signals
12	rgs_ebuf_udf	rgs_ssusb_ebuf_udf	Debug signals
11	rgs_ebuf_ovf	rgs_ssusb_ebuf_ovf	Debug signals
10	rgs_prbs_passth	rgs_ssusb_prbs_passth	Debug signals
9	rgs_prbs_pass	rgs_ssusb_prbs_pass	Debug signals
8	rgs_prbs_lock	rgs_ssusb_prbs_lock	Debug signals
6	rgs_t2rlb_err	rgs_ssusb_t2rlb_err	Debug signals
5	rgs_t2rlb_passth	rgs_ssusb_t2rlb_passth	Debug signals
4	rgs_t2rlb_pass	rgs_ssusb_t2rlb_pass	Debug signals
3	rgs_t2rlb_lock	rgs_ssusb_t2rlb_lock	Debug signals
2	rgs_rx_impcal_done	rgs_ssusb_rx_impcal_done	Debug signals
1	rgs_tx_impcal_done	rgs_ssusb_tx_impcal_done	Debug signals
0	rgs_rxdetected	rgs_ssusb_rxdetected	Debug signals

112909B8 PHYD MON6

SSUSB PHYD Monitor 6
Register

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		rgs_ssusb_sigal_done	rgs_ssusb_sigal_out	rgs_ssusb_sigal_offset									rgs_ssusb_rx_imp_sel				
Type		RO	RO	RO									RO				
Reset		0	0	0	0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				rgs_ssusb_tx_imp_sel				rgs_ssusb_tfifo_msg			rgs_ssusb_rfifo_msg						
Type				RO				RO			RO						
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
30	sigal_done	rgs_ssusb_sigal_done	Debug signals

Bit(s)	Mnemonic	Name	Description
29	sigcal_cal_out	rgs_ssusb_sigcal_cal_out	Debug signals
28:24	sigcal_offset	rgs_ssusb_sigcal_offset	Debug signals
20:16	rgs_rx_imp_sel	rgs_ssusb_rx_imp_sel	Debug signals
12:8	rgs_tx_imp_sel	rgs_ssusb_tx_imp_sel	Debug signals
7:4	rgs_tfifo_msg	rgs_ssusb_tfifo_msg	Debug signals
3:0	rgs_rfifo_msg	rgs_ssusb_rfifo_msg	Debug signals

112909BC PHYD_MON7 SSUSB PHYD Monitor 7 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_ft_out								rgs_ssusb_prb_out							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:8	rgs_t2rlb_lock	rgs_ssusb_ft_out	Debug signals
7:0	rgs_prb_out	rgs_ssusb_prb_out	Debug signals

112909C0 PHYA_RX_MON0 SSUSB PHYA RX Monitor 0 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name					RGS_SSUSB_EQ_DCLEQ					RGS_SSUSB_EQ_DCDoH							
Type					RO					RO							
Reset					0	0	0	0		0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		RGS_SSUSB_EQ_DCDoL									RGS_SSUSB_EQ_DCD1H						
Type		RO									RO						
Reset		0	0	0	0	0	0	0		0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
27:24	RGS_EQ_DCLEQ	RGS_SSUSB_EQ_DCLEQ	Linear EQ control code
22:16	RGS_EQ_DCDoH	RGS_SSUSB_EQ_DCDoH	Data 0 H control code
14:8	RGS_EQ_DCDoL	RGS_SSUSB_EQ_DCDoL	Data 0 L control code
6:0	RGS_EQ_DCD1H	RGS_SSUSB_EQ_DCD1H	Data 1 H control code

112909C4 PHYA_RX_MON1 SSUSB PHYA RX Monitor 1 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RGS_SSUSB_EQ_DCD1L								RGS_SSUSB_EQ_DCEo							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RGS_SSUSB_EQ_DCE1								RGS_SSUSB_EQ_DCHHL							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:24	RGS_EQ_DCD1L	RGS_SSUSB_EQ_D CD1L	Data 1 L control code
22:16	RGS_EQ_DCEo	RGS_SSUSB_EQ_D CEo	Edge 0 control code
14:8	RGS_EQ_DCE1	RGS_SSUSB_EQ_D CE1	Edge 1 control code
6:0	RGS_EQ_DCHHL	RGS_SSUSB_EQ_D CHHL	Data HHL control code

112909C8 PHYA RX MO N2 SSUSB PHYA RX Monitor 2 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RGS_SSUSB_EQ_LEQ_STOP	RGS_SSUSB_EQ_DCLHL								RGS_SSUSB_EQ_STATUS							
Type	RO	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RGS_SSUSB_EQ_DCEYEo								RGS_SSUSB_EQ_DCEYE1								
Type	RO								RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31	RGS_EQ_LEQ_STOP	RGS_SSUSB_EQ_LEQ_STOP	Linear EQ stop flag
30:24	RGS_EQ_DCLHL	RGS_SSUSB_EQ_D CLHL	Data LHL control code
23:16	RGS_EQ_STATUS	RGS_SSUSB_EQ_S TATUS	EQ status output
14:8	RGS_RX_DCEYEo	RGS_SSUSB_EQ_D CEYEo	EYEo control code
6:0	RGS_RX_DCEYE1	RGS_SSUSB_EQ_D CEYE1	EYE1 control code

112909CC PHYA RX MO N3 SSUSB PHYA RX Monitor 3 Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_0			

Type														RO			
Reset														0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_0																
Type	RO																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
19:0	RGS_RX_EYE_MON ITOR_ERRCNT_0	RGS_SSUSB_EQ_E YE_MONITOR_ERR CNT_0	PI code minitor

112909D0 PHYA_RX_MO N4 **SSUSB PHYA RX Monitor 4 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_1			
Type													RO			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RGS_SSUSB_EQ_EYE_MONITOR_ERRCNT_1															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:0	RGS_RX_EYE_MON ITOR_ERRCNT_1	RGS_SSUSB_EQ_E YE_MONITOR_ERR CNT_1	Error count for EYEo

112909D4 PHYA_RX_MO N5 **SSUSB PHYA RX Monitor 5 Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				RGS_SSUSB_EQ_DCLEQOS				RGS_SSUSB_EQ_EYE_CNT_RDY	RGS_SSUSB_EQ_PILPO							
Type				RO				RO	RO							
Reset				0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
12:8	RGS_EQ_DCLEQOS	RGS_SSUSB_EQ_D CLEQOS	LEQ offset control code
7	RGS_RX_EYE_CNT RDY	RGS_SSUSB_EQ_E YE_CNT_RDY	Error count for EYE1
6:0	RGS_RX_PILPO	RGS_SSUSB_EQ_P	Error count ready flag

Bit(s)	Mnemonic	Name	Description
		ILPO	

112909D8 PHYD CPPAT **SSUSB PHYD CP Pattern Gen** **00000000**
2 **Register2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													rg_ssusb_cppat_out_h_tmp2			
Type													RW			
Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_cppat_out_h_tmp1								rg_ssusb_cppat_out_h_tmp0							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
19:16	cppat_out_h_tm p2	rg_ssusb_cppat_out_h_tmp2	Programmable pattern (tx_40b_cppat_program[19:16]) for compliance debugging, bit 39~20
15:8	cppat_out_h_tm p1	rg_ssusb_cppat_out_h_tmp1	Programmable pattern (tx_40b_cppat_program[15:8]) for compliance debugging, bit 39~20
7:0	cppat_out_h_tm p0	rg_ssusb_cppat_out_h_tmp0	Programmable pattern (tx_40b_cppat_program[7:0]) for compliance debugging, bit 39~20

112909DC EQ EYE3 **SSUSB PHYA EYE 3 Register** **00000080**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RG_SSUSB_EQ_LEQ_SHIFT							RG_SSUSB_EQ_EYE_CNT			
Type						RW							RW			
Reset						0	0	0					0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_EQ_EYE_CNT															
Type	RW															
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
26:24	LEQ_SHIFT	RG_SSUSB_EQ_LEQ_SHIFT	leq shift
19:0	EQ_EYE_CNT	RG_SSUSB_EQ_EYE_CNT	Eye monitor error count value

112909E0 KBAND_OUT **KBAND_OUT** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgs_ssusb_cdr_band_5g								rgs_ssusb_cdr_band_2p5g							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_pll_band_5g								rgs_ssusb_pll_band_2p5g							
Type	RO								RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24	cdr_band_5g	rgs_ssusb_cdr_band_5g	rgs_ssusb_cdr_band_5g
23:16	cdr_band_2p5g	rgs_ssusb_cdr_band_2p5g	rgs_ssusb_cdr_band_2p5g
15:8	pll_band_5g	rgs_ssusb_pll_band_5g	rgs_ssusb_pll_band_5g
7:0	pll_band_2p5g	rgs_ssusb_pll_band_2p5g	rgs_ssusb_pll_band_2p5g

112909E4 KBAND_OUT1								KBAND_OUT1								00000000							
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16							
Name								rgs_ssusb_cdr_vcocal_fail	rgs_ssusb_cdr_vcocal_state														
Type								RO	RO														
Reset								0	0	0	0	0	0	0	0	0							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Name								rgs_ssusb_pll_vcocal_fail	rgs_ssusb_pll_vcocal_state														
Type								RO	RO														
Reset								0	0	0	0	0	0	0	0	0							

Bit(s)	Mnemonic	Name	Description
24	rgs_cdr_vcocal_fail	rgs_ssusb_cdr_vcocal_fail	Debug signals
23:16	rgs_cdr_vcocal_state	rgs_ssusb_cdr_vcocal_state	Debug signals
8	rgs_pll_vcocal_fail	rgs_ssusb_pll_vcocal_fail	Debug signals
7:0	rgs_pll_vcocal_state	rgs_ssusb_pll_vcocal_state	Debug signals

Module name: ssusb_sifslv_u3phy_da_t2soc_tphy Base address: (+11290c00h)

Address	Name	Width	Register Function
11290C00	ssusb_usb30_phy_da_reg0	32	DA_SSUSB_CDR_REFCK_SEL
11290C04	ssusb_usb30_phy_da_reg1	32	DA_PCIE_MODE
11290C08	ssusb_usb30_phy_da_reg4	32	DA_SSUSB_PLL_BC
11290C0C	ssusb_usb30_phy_da_reg5	32	DA_SSUSB_PLL_IC
11290C10	ssusb_usb30_phy_da_reg6	32	DA_SSUSB_PLL_IR
11290C14	ssusb_usb30_phy	32	DA_SSUSB_PLL_BP

Address	Name	Width	Register Function
	<u>ya da reg7</u>		
11290C18	<u>ssusb usb30 ph ya da reg8</u>	32	DA_SSUSB_PLL_FBKSEL
11290C1C	<u>ssusb usb30 ph ya da reg9</u>	32	DA_SSUSB_PLL_FBKDIV
11290C20	<u>ssusb usb30 ph ya da reg10</u>	32	
11290C38	<u>ssusb usb30 ph ya da reg19</u>	32	DA_SSUSB_PLL_SSC_DELTA1
11290C3C	<u>ssusb usb30 ph ya da reg20</u>	32	
11290C40	<u>ssusb usb30 ph ya da reg21</u>	32	
11290C44	<u>ssusb usb30 ph ya da reg23</u>	32	
11290C48	<u>ssusb usb30 ph ya da reg25</u>	32	
11290C4C	<u>ssusb usb30 ph ya da reg26</u>	32	DA_SSUSB_PLL_REFCKDIV
11290C50	<u>ssusb usb30 ph ya da reg28</u>	32	DA_SSUSB_CDR_BPA
11290C54	<u>ssusb usb30 ph ya da reg29</u>	32	DA_SSUSB_CDR_BPB
11290C58	<u>ssusb usb30 ph ya da reg30</u>	32	DA_SSUSB_CDR_BR
11290C5C	<u>ssusb usb30 ph ya da reg31</u>	32	DA_SSUSB_CDR_FBDIV
11290C60	<u>ssusb usb30 ph ya da reg32</u>	32	
11290C64	<u>ssusb usb30 ph ya da reg33</u>	32	DA_SSUSB_EQ_RSTEP2

11290C00 ssusb usb30 phya da reg0 DA_SSUSB_CDR_REFCK_SEL 01844845

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								RG_P CIE_ SPEE D_PE 2D	RG_P CIE_ SPEE D_PE 2H	RG_P CIE_ SPEE D_PE 1D	RG_P CIE_ SPEE D_PE 1H	RG_P CIE_ SPEE D_U3	RG_SSUSB XTAL_EXT EN_PE2D	RG_SSUSB XTAL_EXT EN_PE2H		
Type								RW	RW	RW	RW	RW	RW	RW		
Reset								1	1	0	0	0	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB XTAL_EXT EN_PE1D	RG_SSUSB XTAL_EXT EN_PE1H	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3	RG_SSUSB XTAL_EXT EN_U3
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset	0	1	0	0	1	0	0	0	0	1	0	0	0	1	0	1

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
24		RG_PCIE_SPEED_ PE2D	
23		RG_PCIE_SPEED_ PE2H	
22		RG_PCIE_SPEED_ PE1D	
21		RG_PCIE_SPEED_ PE1H	
20		RG_PCIE_SPEED_U3	BG
19:18		RG_SSUSB_XTAL_ EXT_EN_PE2D	
17:16		RG_SSUSB_XTAL_ EXT_EN_PE2H	
15:14		RG_SSUSB_XTAL_ EXT_EN_PE1D	
13:12		RG_SSUSB_XTAL_ EXT_EN_PE1H	
11:10		RG_SSUSB_XTAL_ EXT_EN_U3	BG
9:8		RG_SSUSB_CDR_R EFCK_SEL_PE2D	
7:6		RG_SSUSB_CDR_R EFCK_SEL_PE2H	
5:4		RG_SSUSB_CDR_R EFCK_SEL_PE1D	
3:2		RG_SSUSB_CDR_R EFCK_SEL_PE1H	
1:0		RG_SSUSB_CDR_R EFCK_SEL_U3	BG

11290C04 ssusb usb3
o phya da
reg1

DA_PCIE_MODE

0103010E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name							RG_P CIE_ REFC K_DI V4_P E2D	RG_P CIE_ REFC K_DI V4_P E2H						RG_P CIE_ REFC K_DI V4_P E1D	RG_P CIE_ REFC K_DI V4_P E1H	RG_P CIE_ REFC K_DI V4_U 3	
Type							RW	RW						RW	RW	RW	
Reset							0	1						0	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name								RG_P CIE_ MODE _PE2 D						RG_P CIE_ MODE _PE2 H	RG_P CIE_ MODE _PE1 D	RG_P CIE_ MODE _PE1 H	RG_P CIE_ MODE _U3
Type								RW						RW	RW	RW	
Reset								1						1	1	1	

Bit(s)	Mnemonic	Name	Description
25		RG_PCIE_REFCK_ DIV4_PE2D	
24		RG_PCIE_REFCK_ DIV4_PE2H	
18		RG_PCIE_REFCK_ DIV4_U3	

Bit(s)	Mnemonic	Name	Description
17		DIV4_PE1D RG_PCIE_REFCK_ DIV4_PE1H	
16		RG_PCIE_REFCK_ DIV4_U3	BG
8		RG_PCIE_MODE_P E2D	
3		RG_PCIE_MODE_P E2H	
2		RG_PCIE_MODE_P E1D	
1		RG_PCIE_MODE_P E1H	
0		RG_PCIE_MODE_U3	BG

11290Co8 ssusb_usb3 o_phya_da reg4 DA_SSUSB_PLL_BC 00000047

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								RG_SSUSB_PLL_DIVEN_PE2D			RG_SSUSB_PLL_DIVEN_PE2H			RG_SSUSB_PLL_DIVEN_PE1D		
Type								RW			RW			RW		
Reset								0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_PLL_DIVEN_PE1H			RG_SSUSB_PLL_DIVEN_U3			RG_SSUSB_PLL_BC_PE2D		RG_SSUSB_PLL_BC_PE2H		RG_SSUSB_PLL_BC_PE1D		RG_SSUSB_PLL_BC_PE1H		RG_SSUSB_PLL_BC_U3	
Type	RW			RW			RW		RW		RW		RW		RW	
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	1

Bit(s)	Mnemonic	Name	Description
24:22		RG_SSUSB_PLL_D IVEN_PE2D	
21:19		RG_SSUSB_PLL_D IVEN_PE2H	
18:16		RG_SSUSB_PLL_D IVEN_PE1D	
15:13		RG_SSUSB_PLL_D IVEN_PE1H	
12:10		RG_SSUSB_PLL_D IVEN_U3	TX
9:8		RG_SSUSB_PLL_B C_PE2D	
7:6		RG_SSUSB_PLL_B C_PE2H	
5:4		RG_SSUSB_PLL_B C_PE1D	
3:2		RG_SSUSB_PLL_B C_PE1H	
1:0		RG_SSUSB_PLL_B C_U3	TX

11290CoC ssusb_usb3 o_phya_da DA_SSUSB_PLL_IC 004CDCD1

reg5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	RG_S_SUSB_PLL_BR_PE2D		RG_SSUSB_PLL_BR_PE2H		RG_SSUSB_PLL_BR_PE1D		RG_SSUSB_PLL_BR_PE1H		RG_SSUSB_PLL_BR_U3					RG_SSUSB_PLL_IC_P_E2D			
Type	RW		RW		RW		RW		RW					RW			
Reset	0	0	0	0	0	0	0	0	0	1			1	1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RG_SSUSB_PLL_IC_P_E2H				RG_SSUSB_PLL_IC_P_E1D				RG_SSUSB_PLL_IC_P_E1H				RG_SSUSB_PLL_IC_U3				
Type	RW				RW				RW				RW				
Reset	1	1	0	1	1	1	0	0	1	1	0	1	0	0	0	1	

Bit(s)	Mnemonic	Name	Description
31:30		RG_SSUSB_PLL_B_R_PE2D	
29:28		RG_SSUSB_PLL_B_R_PE2H	
27:26		RG_SSUSB_PLL_B_R_PE1D	
25:24		RG_SSUSB_PLL_B_R_PE1H	
23:22		RG_SSUSB_PLL_B_R_U3	TX
19:16		RG_SSUSB_PLL_IC_PE2D	
15:12		RG_SSUSB_PLL_IC_PE2H	
11:8		RG_SSUSB_PLL_IC_PE1D	
7:4		RG_SSUSB_PLL_IC_PE1H	
3:0		RG_SSUSB_PLL_IC_U3	TX

11290C10 ssusb usb3 o_phya da reg6 **DA_SSUSB_PLL_IR** **oCoCoCC2**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					RG_S_SUSB_PLL_IR_PE2D								RG_SSUSB_PLL_IR_P_E2H			
Type					RW								RW			
Reset					1	1	0	0					1	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_SSUSB_PLL_IR_P_E1D				RG_SSUSB_PLL_IR_P_E1H				RG_SSUSB_PLL_IR_U3			
Type					RW				RW				RW			
Reset					1	1	0	0	1	1	0	0	0	0	1	0

Bit(s)	Mnemonic	Name	Description
27:24		RG_SSUSB_PLL_IR_PE2D	
19:16		RG_SSUSB_PLL_IR_PE2H	
11:8		RG_SSUSB_PLL_IR_PE1D	

Bit(s)	Mnemonic	Name	Description
7:4		R_PE1D RG_SSUSB_PLL_I	
3:0		R_PE1H RG_SSUSB_PLL_I R_U3	

11290C14 ssusb usb3 **DA_SSUSB_PLL_BP** **0002002E**
o phya da
reg7

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					RG_S SUSB_PLL_BP_P PE2D								RG_SSUSB_PLL_BP_P E2H			
Type					RW								RW			
Reset					0	0	0	0					0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_SSUSB_PLL_BP_P E1D				RG_SSUSB_PLL_BP_P E1H				RG_SSUSB_PLL_BP_U 3			
Type					RW				RW				RW			
Reset					0	0	0	0	0	0	1	0	1	1	1	0

Bit(s)	Mnemonic	Name	Description
27:24		RG_SSUSB_PLL_B P_PE2D	
19:16		RG_SSUSB_PLL_B P_PE2H	
11:8		RG_SSUSB_PLL_B P_PE1D	
7:4		RG_SSUSB_PLL_B P_PE1H	
3:0		RG_SSUSB_PLL_B P_U3	

11290C18 ssusb usb3 **DA_SSUSB_PLL_FBKSEL** **0202020A**
o phya da
reg8

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							RG_S SUSB PLL_FBK SEL_PE2D								RG_S SUSB PLL_FBK SEL_PE2H	
Type							RW								RW	
Reset							1	0							1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							RG_SSUSB PLL_FBKSE L_PE1D								RG_SSUSB PLL_FBKSE L_U3	
Type							RW								RW	
Reset							1	0					1	0	1	0

Bit(s)	Mnemonic	Name	Description
25:24		RG_SSUSB_PLL_F BKSEL_PE2D	

Bit(s)	Mnemonic	Name	Description
17:16		RG_SSUSB_PLL_F	
		BKSEL_PE2H	
9:8		RG_SSUSB_PLL_F	
		BKSEL_PE1D	
3:2		RG_SSUSB_PLL_F	
		BKSEL_PE1H	
1:0		RG_SSUSB_PLL_F	
		BKSEL_U3	

11290C1C ssusb usb3 **DA_SSUSB_PLL_FBKDIV** **18181818**
o phya da
reg9

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_PLL_FBKDIV_PE2H								RG_SSUSB_PLL_FBKDIV_PE1D							
Type	RW								RW							
Reset	0	0	1	1	0	0	0	0	0	0	1	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_PLL_FBKDIV_PE1H								RG_SSUSB_PLL_FBKDIV_U3							
Type	RW								RW							
Reset	0	0	1	1	0	0	0	0	0	0	1	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:24		RG_SSUSB_PLL_F	
		BKDIV_PE2H	
22:16		RG_SSUSB_PLL_F	
		BKDIV_PE1D	
14:8		RG_SSUSB_PLL_F	
		BKDIV_PE1H	
6:0		RG_SSUSB_PLL_F	
		BKDIV_U3	

11290C20 ssusb usb3 **00000018**
o phya da
reg10

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					RG_S SUSB PLL_PRE DIV_PE2D	RG_S SUSB PLL_PRE DIV_PE2H							RG_S SUSB PLL_PRE DIV_PE1D	RG_S SUSB PLL_PRE DIV_PE1H		
Type					RW		RW						RW		RW	
Reset					0	0	0	0					0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							RG_SSUSB PLL_PREDI V_U3			RG_SSUSB_PLL_FBKDIV_PE2D						
Type							RW			RW						
Reset							0	0		0	0	1	1	0	0	0

Bit(s)	Mnemonic	Name	Description
27:26		RG_SSUSB_PLL_P	
		REDIV_PE2D	
25:24		RG_SSUSB_PLL_P	

Bit(s)	Mnemonic	Name	Description
19:18		REDIV_PE2H RG_SSUSB_PLL_P	
17:16		REDIV_PE1D RG_SSUSB_PLL_P	
9:8		REDIV_PE1H RG_SSUSB_PLL_P	
6:0		REDIV_U3 RG_SSUSB_PLL_F BKDIV_PE2D	

11290C38 ssusb usb3 **DA_SSUSB_PLL_SSC_DELTA1** **00470042**
o phya da
reg19

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_PLL_SSC_DELTA1_PE1H															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_PLL_SSC_DELTA1_U3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0

Bit(s)	Mnemonic	Name	Description
31:16		RG_SSUSB_PLL_S SC_DELTA1_PE1H	
15:0		RG_SSUSB_PLL_S SC_DELTA1_U3	

11290C3C ssusb usb3 **00470047**
o phya da
reg20

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_PLL_SSC_DELTA1_PE2H															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_PLL_SSC_DELTA1_PE1D															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	1

Bit(s)	Mnemonic	Name	Description
31:16		RG_SSUSB_PLL_S SC_DELTA1_PE2H	
15:0		RG_SSUSB_PLL_S SC_DELTA1_PE1D	

11290C40 ssusb usb3 **003E0047**
o phya da
reg21

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_PLL_SSC_DELTA_U3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_PLL_SSC_DELTA1_PE2D															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	1

Bit(s)	Mnemonic	Name	Description
31:16		RG_SSUSB_PLL_S SC_DELTA_U3	
15:0		RG_SSUSB_PLL_S SC_DELTA1_PE2D	

11290C44 ssusb usb3 **00430043**
o phya da
reg23

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_PLL_SSC_DELTA_PE1D															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_PLL_SSC_DELTA_PE1H															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
31:16		RG_SSUSB_PLL_S SC_DELTA_PE1D	
15:0		RG_SSUSB_PLL_S SC_DELTA_PE1H	

11290C48 ssusb usb3 **00430043**
o phya da
reg25

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_PLL_SSC_DELTA_PE2D															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_PLL_SSC_DELTA_PE2H															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
31:16		RG_SSUSB_PLL_S SC_DELTA_PE2D	
15:0		RG_SSUSB_PLL_S SC_DELTA_PE2H	

11290C4C ssusb_usb3
o_phya_da
reg26

DA_SSUSB_PLL_REFCKDIV

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							RG_SSUSB_PLL_REFCKDIV_PE2D	RG_SSUSB_PLL_REFCKDIV_PE2H								RG_SSUSB_PLL_REFCKDIV_PE1D
Type							RW	RW								RW
Reset							0	0								0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RG_SSUSB_PLL_REFCKDIV_PE1H								RG_SSUSB_PLL_REFCKDIV_U3
Type								RW								RW
Reset								0								0

Bit(s)	Mnemonic	Name	Description
25		RG_SSUSB_PLL_REFCKDIV_PE2D	
24		RG_SSUSB_PLL_REFCKDIV_PE2H	
16		RG_SSUSB_PLL_REFCKDIV_PE1D	
8		RG_SSUSB_PLL_REFCKDIV_PE1H	
0		RG_SSUSB_PLL_REFCKDIV_U3	

11290C50 ssusb_usb3
o_phya_da
reg28

DA_SSUSB_CDR_BPA

03030F01

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							RG_SSUSB_CDR_BPA_PE2D								RG_SSUSB_CDR_BPA_PE2H	
Type							RW								RW	
Reset							1	1							1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					RG_SSUSB_CDR_BPA_PE1D		RG_SSUSB_CDR_BPA_PE1H								RG_SSUSB_CDR_BPA_U3	
Type					RW		RW								RW	
Reset					1	1	1	1							0	1

Bit(s)	Mnemonic	Name	Description
25:24		RG_SSUSB_CDR_BPA_PE2D	

Bit(s)	Mnemonic	Name	Description
17:16		RG_SSUSB_CDR_B	
		PA_PE2H	
11:10		RG_SSUSB_CDR_B	
		PA_PE1D	
9:8		RG_SSUSB_CDR_B	
		PA_PE1H	
1:0		RG_SSUSB_CDR_B	
		PA_U3	

11290C54 ssusb usb3 o phya da reg29 **DA_SSUSB_CDR_BPB** **030300DB**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RG_S SUSB_CDR_BPB_PE2 D								RG_S SUSB_CDR_BPB_PE2 H		
Type						RW								RW		
Reset						0	1	1						0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RG_SSUSB_CDR_BPB_PE1D			RG_SSUSB_CDR_BPB_PE1H			RG_SSUSB_CDR_BPB_U3		
Type								RW			RW			RW		
Reset								0	1	1	0	1	1	0	1	1

Bit(s)	Mnemonic	Name	Description
26:24		RG_SSUSB_CDR_B	
		PB_PE2D	
18:16		RG_SSUSB_CDR_B	
		PB_PE2H	
8:6		RG_SSUSB_CDR_B	
		PB_PE1D	
5:3		RG_SSUSB_CDR_B	
		PB_PE1H	
2:0		RG_SSUSB_CDR_B	
		PB_U3	

11290C58 ssusb usb3 o phya da reg30 **DA_SSUSB_CDR_BR** **070701FF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						RG_S SUSB_CDR_BR_PE2D								RG_S SUSB_CDR_BR_PE2H		
Type						RW								RW		
Reset						1	1	1						1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								RG_SSUSB_CDR_BR_PE1D			RG_SSUSB_CDR_BR_PE1H			RG_SSUSB_CDR_BR_U3		
Type								RW			RW			RW		
Reset								1	1	1	1	1	1	1	1	1

Bit(s)	Mnemonic	Name	Description
26:24		RG_SSUSB_CDR_B	
		R_PE2D	

Bit(s)	Mnemonic	Name	Description
18:16		RG_SSUSB_CDR_B R_PE2H	
8:6		RG_SSUSB_CDR_B R_PE1D	
5:3		RG_SSUSB_CDR_B R_PE1H	
2:0		RG_SSUSB_CDR_B R_U3	

11290C5C ssusb usb3 DA_SSUSB_CDR_FBDIV 18181818
o phya da
reg31

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB_CDR_FBDIV_PE2H								RG_SSUSB_CDR_FBDIV_PE1D							
Type	RW								RW							
Reset	0	0	1	1	0	0	0	0	0	0	1	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB_CDR_FBDIV_PE1H								RG_SSUSB_CDR_FBDIV_U3							
Type	RW								RW							
Reset	0	0	1	1	0	0	0	0	0	0	1	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
30:24		RG_SSUSB_CDR_F BDIV_PE2H	
22:16		RG_SSUSB_CDR_F BDIV_PE1D	
14:8		RG_SSUSB_CDR_F BDIV_PE1H	
6:0		RG_SSUSB_CDR_F BDIV_U3	

11290C60 ssusb usb3 AA802018
o phya da
reg32

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RG_SSUSB EQ_RSTPEP1 1_PE2D	RG_SSUSB EQ_RSTPEP1 PE2H	RG_SSUSB EQ_RSTPEP1 PE1D	RG_SSUSB EQ_RSTPEP1 PE1H	RG_SSUSB EQ_RSTPEP1 U3	RG_SSUSB LFPS_DEGL ITCH_PE2D	RG_SSUSB LFPS_DEGL ITCH_PE2H	RG_SSUSB LFPS_DEGL ITCH_PE1D	RG_SSUSB LFPS_DEGL ITCH_U3	RG_SSUSB_CDR_FBDIV_PE2D						
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW						
Reset	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RG_SSUSB LFPS_DEGL ITCH_PE1 H	RG_SSUSB LFPS_DEGL ITCH_U3	RG_S SUSB CDR KVS EL_P E2D	RG_S SUSB CDR KVS EL_P E2H	RG_S SUSB CDR KVS EL_P E1D	RG_S SUSB CDR KVS EL_P E1H	RG_S SUSB CDR KVS EL_U 3	RG_SSUSB_CDR_FBDIV_PE2D								
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW							
Reset	0	0	1	0	0	0	0	0	0	0	0	1	1	0	0	0

Bit(s)	Mnemonic	Name	Description
31:30		RG_SSUSB_EQ_RS	

Bit(s)	Mnemonic	Name	Description
29:28		TEP1_PE2D RG_SSUSB_EQ_RS	
27:26		TEP1_PE2H RG_SSUSB_EQ_RS	
25:24		TEP1_PE1D RG_SSUSB_EQ_RS	
23:22		TEP1_PE1H RG_SSUSB_EQ_RS	
21:20		TEP1_U3 RG_SSUSB_LFPS_	
19:18		DEGLITCH_PE2D RG_SSUSB_LFPS_	
17:16		DEGLITCH_PE2H RG_SSUSB_LFPS_	
15:14		DEGLITCH_PE1D RG_SSUSB_LFPS_	
13:12		DEGLITCH_PE1H RG_SSUSB_LFPS_	
11		DEGLITCH_U3 RG_SSUSB_CDR_K	
10		VSEL_PE2D RG_SSUSB_CDR_K	
9		VSEL_PE2H RG_SSUSB_CDR_K	
8		VSEL_PE1D RG_SSUSB_CDR_K	
7		VSEL_PE1H RG_SSUSB_CDR_K	
6:0		VSEL_U3 RG_SSUSB_CDR_F BDIV_PE2D	

11290C64 ssusb usb3 DA_SSUSB_EQ_RSTEP2 00000155
o phya da
reg33

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name						RG_S SUSB RX CMPW D_PE 2D	RG_S SUSB RX CMPW D_PE 2H	RG_S SUSB RX CMPW D_PE 1D	RG_S SUSB RX CMPW D_PE 1H								RG_S SUSB RX CMPW D_U3
Type						RW	RW	RW	RW								RW
Reset						0	0	0	0								0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name							RG_SSUSB_ EQ_RSTEP2_ _PE2D	RG_SSUSB_ EQ_RSTEP2_ _PE2H	RG_SSUSB_ EQ_RSTEP2_ _PE1D	RG_SSUSB_ EQ_RSTEP2_ _PE1H						RG_SSUSB_ EQ_RSTEP2_ _U3	
Type							RW	RW	RW	RW						RW	
Reset							0	1	0	1	0	1	0	1	0	1	

Bit(s)	Mnemonic	Name	Description
26		RG_SSUSB_RX_CM PWD_PE2D	
25		RG_SSUSB_RX_CM PWD_PE2H	

Bit(s)	Mnemonic	Name	Description
24		RG_SSUSB_RX_CM PWD_PE1D	
23		RG_SSUSB_RX_CM PWD_PE1H	
16		RG_SSUSB_RX_CM PWD_U3	
9:8		RG_SSUSB_EQ_RS TEP2_PE2D	
7:6		RG_SSUSB_EQ_RS TEP2_PE2H	
5:4		RG_SSUSB_EQ_RS TEP2_PE1D	
3:2		RG_SSUSB_EQ_RS TEP2_PE1H	
1:0		RG_SSUSB_EQ_RS TEP2_U3	

Module name: **ssusb_sifslv_u3phyd_bank2_t2soc_tphy** Base address: **(+11290a00h)**

Address	Name	Width	Register Function
11290A00	B2 PHYD TOP1	32	Bank 2 SSUSB PHYD TOP1
11290A04	B2 PHYD TOP2	32	Bank 2 SSUSB PHYD TOP2
11290A08	B2 PHYD TOP3	32	Bank 2 SSUSB PHYD TOP3
11290A0C	B2 PHYD TOP4	32	Bank 2 SSUSB PHYD TOP4
11290A10	B2 PHYD TOP5	32	Bank 2 SSUSB PHYD TOP5
11290A14	B2 PHYD TOP6	32	Bank 2 SSUSB PHYD TOP6
11290A18	B2 PHYD TOP7	32	Bank 2 SSUSB PHYD TOP7
11290A1C	B2 PHYD P SIGDET1	32	Bank 2 SSUSB PHYD_P_SIGDET1
11290A20	B2 PHYD P SIGDET2	32	Bank 2 SSUSB PHYD_P_SIGDET2
11290A24	B2 PHYD P SIGDET CAL1	32	Bank 2 SSUSB PHYD_P_SIGDET_CAL1
11290A28	B2 PHYD RXDET1	32	Bank 2 SSUSB PHYD_RXDET1
11290A2C	B2 PHYD RXDET2	32	Bank 2 SSUSB PHYD_RXDET2
11290A30	B2 PHYD MISC0	32	B2_PHYD_MISC0
11290A34	B2 PHYD MISC2	32	B2_PHYD_MISC2
11290A38	B2 PHYD MISC3	32	B2_PHYD_MISC3
11290A3C	B2 PHYD LISS	32	B2_PHYD_LISS
11290A40	B2 ROSC 0	32	B2_ROSC_0
11290A44	B2 ROSC 1	32	B2_ROSC_1
11290A48	B2 ROSC 2	32	B2_ROSC_2
11290A4C	B2 ROSC 3	32	B2_ROSC_3
11290A50	B2 ROSC 4	32	B2_ROSC_4
11290A54	B2 ROSC 5	32	B2_ROSC_5
11290A58	B2 ROSC 6	32	B2_ROSC_6
11290A5C	B2 ROSC 7	32	B2_ROSC_7
11290A60	B2 ROSC 8	32	B2_ROSC_8
11290A64	B2 ROSC 9	32	B2_ROSC_9
11290A68	B2 ROSC A	32	B2_ROSC_A
11290A70	B2 2step sigdet	32	B2_2step_sigdet

Address	Name	Width	Register Function
11290A74	B2_2step_sigdet_1	32	B2_2step_sigdet_1
11290AE0	PHYD_VERSION	32	PHYD_VERSION
11290AE4	PHYD_MODEL	32	PHYD_MODEL

11290A00 **B2 PHYD TO P1**

Bank 2 SSUSB PHYD TOP1

4B000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	rg_ssusb_pcie2_k_emp				rg_ssusb_pcie2_k_full											rg_ssusb_tx_eidle_lp_en	rg_ssusb_force_tx_eidle_lp_en
Type	RW				RW											RW	RW
Reset	0	1	0	0	1	0	1	1							0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rg_ssusb_sigdet_en	rg_ssusb_force_sigdet_en	rg_ssusb_clk_rx_en	rg_ssusb_force_clk_rx_en	rg_ssusb_clk_tx_en	rg_ssusb_force_clk_tx_en	rg_ssusb_clk_req_ni	rg_ssusb_force_clk_req_ni		rg_ssusb_rate	rg_ssusb_force_rate	rg_ssusb_pcie_mode_sel	rg_ssusb_force_pcie_mode_sel	rg_ssusb_phy_mode		rg_ssusb_force_phy_mode	
Type	RW	RW	RW	RW	RW	RW	RW	RW		RW	RW	RW	RW		RW	RW	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31:28		rg_ssusb_pcie2_k_emp	Parameter for determining half-empty level in read domain
27:24		rg_ssusb_pcie2_k_full	Parameter for determining half-full level in write domain
17		rg_ssusb_tx_eidle_lp_en	da_ssusb_tx_eidle_lp_en force mode register
16		rg_ssusb_force_tx_eidle_lp_en	Enables da_ssusb_tx_eidle_lp_en force mode
15		rg_ssusb_sigdet_en	da_pcie_sigdet_en force mode register
14		rg_ssusb_force_sigdet_en	Enables da_pcie_sigdet_en force mode
13		rg_ssusb_clkrx_en	da_pcie_clkrx_en force mode register
12		rg_ssusb_force_clkrx_en	Enables da_pcie_clkrx_en force mode
11		rg_ssusb_clktx_en	da_pcie_clktx_en force mode register
10		rg_ssusb_force_clktx_en	Enables da_pcie_clktx_en force mode
9		rg_ssusb_clk_req_ni	ssusb_clk_req_ni force mode register
8		rg_ssusb_force_clk_req_ni	Enables ssusb_clk_req_ni force mode
6		rg_ssusb_rate	ssusb_rate force mode register
5		rg_ssusb_force_rate	Enables ssusb_rate force mode
4		rg_ssusb_pcie_mode_sel	ssusb_pcie_mode force mode register
3		rg_ssusb_force_pcie_mode_sel	Enables ssusb_pcie_mode force mode
2:1		rg_ssusb_phy_mode	ssusb_phy_mode force mode register

Bit(s)	Mnemonic	Name	Description
0		rg_ssusb_force_phy_mode	Enables ssusb_phy_mode force mode

11290A04 B2 PHYD TOP2

Bank 2 SSUSB PHYD TOP2

25112A32

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name		rg_ssusb_force_idrv_6db	rg_ssusb_idrv_6db							rg_ssusb_force_idem_3p5db	rg_ssusb_idem_3p5db						
Type		RW	RW							RW	RW						
Reset		0	1	0	0	1	0	1		0	0	1	0	0	0	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name		rg_ssusb_force_idrv_3p5db	rg_ssusb_idrv_3p5db							rg_ssusb_force_idrv_odb	rg_ssusb_idrv_odb						
Type		RW	RW							RW	RW						
Reset		0	1	0	1	0	1	0		0	1	1	0	0	1	0	

Bit(s)	Mnemonic	Name	Description
30		rg_ssusb_force_idrv_6db	Forces da_ssusb_idrv_6db to rg_ssusb_idrv_6db
29:24		rg_ssusb_idrv_6db	TX driver tail current control for 6dB de-emphasis mode 000000: 0mA 000001: 0.4mA 000010: 0.8mA 111111: 25.2mA
22		rg_ssusb_force_idem_3p5db	Forces da_ssusb_idem_3p5db to rg_ssusb_idem_3p5db
21:16		rg_ssusb_idem_3p5db	TX driver de-emphasis current control for 3.5dB de-emphasis mode 000000: 0mA 000001: 0.2mA 000010: 0.4mA 111111: 12.6mA
14		rg_ssusb_force_idrv_3p5db	Forces da_ssusb_idrv_3p5db to rg_ssusb_idrv_3p5db
13:8		rg_ssusb_idrv_3p5db	TX driver tail current control for 3.5dB de-emphasis mode 000000: 0mA 000001: 0.4mA 000010: 0.8mA 111111: 25.2mA
6		rg_ssusb_force_idrv_odb	Forces da_ssusb_idrv_odb to rg_ssusb_idrv_odb
5:0		rg_ssusb_idrv_odb	TX driver tail current control for 0dB de-emphasis mode 000000: 0mA

Bit(s)	Mnemonic	Name	Description
			000001: 0.4mA
			000010: 0.8mA
			111111: 25.2mA

11290A08 B2 PHYD TO P3

Bank 2 SSUSB PHYD TOP3

0A010019

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name					rg_s_susb_tx_bias_i			rg_s_susb_force_tx_bias_i_en									rg_s_susb_tx_bias_i_en
Type					RW			RW									RW
Reset					1	0	1	0									1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name			rg_s_susb_force_tx_bias_i					rg_s_susb_force_idem_6db			rg_ssusb_idem_6db						
Type			RW					RW			RW						
Reset			0					0			0	1	1	0	0	1	

Bit(s)	Mnemonic	Name	Description
27:25		rg_ssusb_tx_bias_i	TX driver bias I control 000: 3mA 001: 4mA 010: 5mA 011: 6mA 100: 4mA 101: 5mA 110: 6mA 111: 7mA
24		rg_ssusb_force_tx_bias_i_en	Forces da_ssusb_tx_bias_i_en to rg_ssusb_tx_bias_i_en
16		rg_ssusb_tx_bias_i_en	Enables TX driver bias I from 3.3V 0: Disable 1: Enable
13		rg_ssusb_force_tx_bias_i	Forces da_ssusb_tx_bias_i to rg_ssusb_tx_bias_i
8		rg_ssusb_force_idem_6db	Forces da_ssusb_idem_6db to rg_ssusb_idem_6db
5:0		rg_ssusb_idem_6db	TX driver de-emphasis current control for 6dB de-emphahsis mode 000000: 0mA 000001: 0.2mA 000010: 0.4mA 111111: 12.6mA

11290A0C B2 PHYD TO

Bank 2 SSUSB PHYD TOP4

FFoEoEoE

P4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_s_susb_g1_cdr_bic_ltr				rg_ssusb_g1_cdr_bic_ltdo							rg_ssusb_g1_cdr_bc_ltd1				
Type	RW				RW							RW				
Reset	1	1	1	1	1	1	1	1				0	1	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		rg_ssusb_g1_l1ss_cdr_bw_sel		rg_ssusb_g1_cdr_bc_ltr						rg_ssusb_g1_cdr_bw_sel		rg_ssusb_g1_cdr_bc_ltdo				
Type		RW		RW						RW		RW				
Reset		0	0	0	1	1	1	0		0	0	0	1	1	1	0

Bit(s)	Mnemonic	Name	Description
31:28	g1_cdr_bic_ltr	rg_ssusb_g1_cdr_bic_ltr	Register control for PCIe G1 CDR bic ltr
27:24	g1_cdr_bic_ltdo	rg_ssusb_g1_cdr_bic_ltdo	Register control for PCIe G1 CDR bic ltd
20:16	g1_cdr_bc_ltd1	rg_ssusb_g1_cdr_bc_ltd1	Register control for PCIe G1 CDR bc ltd
14:13		rg_ssusb_g1_l1ss_cdr_bw_sel	
12:8	g1_cdr_bc_ltr	rg_ssusb_g1_cdr_bc_ltr	Register control for PCIe G1 CDR bc ltr
6:5		rg_ssusb_g1_cdr_bw_sel	
4:0	g1_cdr_bc_ltdo	rg_ssusb_g1_cdr_bc_ltdo	Register control for PCIe G1 CDR bc ltd

11290A10 B2 PHYD TO

Bank 2 SSUSB PHYD TOP5

040A1004

P5

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				rg_s_susb_g1_cdr_bir_ltd1							rg_ssusb_g1_cdr_bir_ltr					
Type				RW							RW					
Reset				0	0	1	0	0				0	1	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				rg_ssusb_g1_cdr_bir_ltdo								rg_ssusb_g1_cdr_bic_ltd1				
Type				RW								RW				
Reset				1	0	0	0	0				0	1	0	0	0

Bit(s)	Mnemonic	Name	Description
28:24	g1_cdr_bir_ltd1	rg_ssusb_g1_cdr_bir_ltd1	Register control for PCIe G1 CDR bir ltd
20:16	g1_cdr_bir_ltr	rg_ssusb_g1_cdr_bir_ltr	Register control for PCIe G1 CDR bir ltr
12:8	g1_cdr_bir_ltdo	rg_ssusb_g1_cdr_bir_ltdo	Register control for PCIe G1 CDR bir ltd
3:0	g1_cdr_bic_ltd1	rg_ssusb_g1_cdr_bic_ltd1	Register control for PCIe G1 CDR bic ltd

11290A14 B2 PHYD TO

Bank 2 SSUSB PHYD TOP6

F8oEoEoE

P6

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_susb_g2_cdr_bic_ltr				rg_ssusb_g2_cdr_bic_ltdo							rg_ssusb_g2_cdr_bc_ltd1				
Type	RW				RW							RW				
Reset	1	1	1	1	1	0	0	0				0	1	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		rg_ssusb_g2_l1ss_cdr_bw_sel		rg_ssusb_g2_cdr_bc_ltr						rg_ssusb_g2_cdr_bw_sel		rg_ssusb_g2_cdr_bc_ltdo				
Type		RW		RW						RW		RW				
Reset		0	0	0	1	1	1	0		0	0	0	1	1	1	0

Bit(s)	Mnemonic	Name	Description
31:28	g2_cdr_bic_ltr	rg_ssusb_g2_cdr_bic_ltr	Register control for PCIe G2 CDR bic ltr
27:24	g2_cdr_bic_ltdo	rg_ssusb_g2_cdr_bic_ltdo	Register control for PCIe G2 CDR bic ltd
20:16	g2_cdr_bc_ltd1	rg_ssusb_g2_cdr_bc_ltd1	Register control for PCIe G2 CDR bc ltd
14:13		rg_ssusb_g2_l1ss_cdr_bw_sel	
12:8	g2_cdr_bc_ltr	rg_ssusb_g2_cdr_bc_ltr	Register control for PCIe G2 CDR bc ltr
6:5		rg_ssusb_g2_cdr_bw_sel	
4:0	g2_cdr_bc_ltdo	rg_ssusb_g2_cdr_bc_ltdo	Register control for PCIe G2 CDR bc ltd

11290A18 B2 PHYD TOP7

Bank 2 SSUSB PHYD TOP7

020A0802

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				rg_susb_g2_cdr_bir_ltd1								rg_ssusb_g2_cdr_bir_ltr					
Type				RW								RW					
Reset				0	0	0	1	0				0	1	0	1	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				rg_ssusb_g2_cdr_bir_ltdo									rg_ssusb_g2_cdr_bic_ltd1				
Type				RW									RW				
Reset				0	1	0	0	0					0	0	1	0	

Bit(s)	Mnemonic	Name	Description
28:24	g2_cdr_bir_ltd1	rg_ssusb_g2_cdr_bir_ltd1	Register control for PCIe G2 CDR bir ltd
20:16	g2_cdr_bir_ltr	rg_ssusb_g2_cdr_bir_ltr	Register control for PCIe G2 CDR bir ltr
12:8	g2_cdr_bir_ltdo	rg_ssusb_g2_cdr_bir_ltdo	Register control for PCIe G2 CDR bir ltd
3:0	g2_cdr_bic_ltd1	rg_ssusb_g2_cdr_bic_ltd1	Register control for PCIe G2 CDR bic ltd

11290A1C B2 PHYD P SIGDET1

Bank 2 SSUSB PHYD_P_SIGDET1

07070302

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_s susb _p_s igde t_fl t_dis	rg_ssusb_p_sigdet_ft_g2_deast_sel								rg_ssusb_p_sigdet_ft_g1_deast_sel						
Type	RW	RW								RW						
Reset	0	0	0	0	0	1	1	1		0	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		rg_ssusb_p_sigdet_ft_p2_ast_sel								rg_ssusb_p_sigdet_ft_px_ast_sel						
Type		RW								RW						
Reset		0	0	0	0	0	1	1		0	0	0	0	0	1	0

Bit(s)	Mnemonic	Name	Description
31	p_sigdet_ft_dis	rg_ssusb_p_sigdet_ft_dis	Sigdet filter control 1'b0: Enable filter 1'b1: Disable filter
30:24	p_sigdet_ft_g2_deast_sel	rg_ssusb_p_sigdet_ft_g2_deast_sel	Selects sigdet kick out Continuous sigdet is deasserted when OP at G2; 1 scale represents 2 ref_ck cycles.
22:16	p_sigdet_ft_g1_deast_sel	rg_ssusb_p_sigdet_ft_g1_deast_sel	Selects sigdet kick out Continuous sigdet is deasserted when OP at G1; 1 scale represents 2 ref_ck cycles.
14:8	p_sigdet_ft_p2_ast_sel	rg_ssusb_p_sigdet_ft_p2_ast_sel	Selects sigdet kick in Continuous sigdet is assert at P2; 1 scale represents 2 ref_ck cycles.
6:0	p_sigdet_ft_px_ast_sel	rg_ssusb_p_sigdet_ft_px_ast_sel	Selects sigdet kick in Continuous sigdet is asserted at Po/Pos/P1; 1 scale represents 2 ref_ck cycles.

11290A20 B2 PHYD P
SIGDET2

Bank 2 SSUSB
PHYD_P_SIGDET2

0200011A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name			rg_s susb _p_s igde t_rx _val _s	rg_s susb _p_s igde t_lo s_de as_s el	rg_s susb _p_s igde t_lo _exi t_s	rg_s susb _p_s igde t_lo s_ex it_s	rg_s susb _p_s igde t_lo s_ex it_s									rg_s susb _p_s igde t_lo s_en try_s	
Type			RW	RW	RW	RW	RW									RW	
Reset			0	0	0	0	1	0								0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name						rg_s susb _p_s igde t_pr b_sel	rg_ssusb_p_sigdet_bk_sig_t			rg_s susb _p_s igde t_p2 _rxl _fps	rg_s susb _p_s igde t_no _bk _ad	rg_s susb _p_s igde t_bk _br _xeq	rg_ssusb_p_sigdet_g2_ko_sel		rg_ssusb_p_sigdet_g1_ko_sel		
Type						RW	RW			RW	RW	RW	RW		RW		
Reset						0	0	1		0	0	1	1	0	1	0	

Bit(s)	Mnemonic	Name	Description
29	p_sigdet_rx_val_s	rg_ssusb_p_sigdet_rx_val_s	Selects deassert sigdet when at Los moment

Bit(s)	Mnemonic	Name	Description
		det_rx_val_s	1'b0: rx_val_pcie will be deasserted when p1/p2. 1'b1: rx_val_pcie deassertion does not depend on p1/p2.
28	p_sigdet_los_deas_sel	rg_ssusb_p_sigdet_los_deas_sel	Selects deassert sigdet when at Los moment 1'b0: Normal 1'b1: Deassert when to_los moment
27	p_sigdet_lo_exit_s	rg_ssusb_p_sigdet_lo_exit_s	kick_out option when ssusbpower_down[1]=1 1'b0: Normal 1'b1: Kick out when ssusb_powerdown[1] = 1
26:25	p_sigdet_los_exit_t_s	rg_ssusb_p_sigdet_los_exit_t_s	Selects Los exit, kick in time 2'd0: 1 ref_ck cycles 2'd1: 25 ref_ck cycles 2'd2: 37 ref_ck cycles 2'd3: 50 ref_ck cycles
24	p_sigdet_los_exit_s	rg_ssusb_p_sigdet_los_exit_s	Selects Los exit, kick in condition
16	p_sigdet_los_entry_s	rg_ssusb_p_sigdet_los_entry_s	Selects Los entry, kick out condition
10	p_sigdet_prb_sel	rg_ssusb_p_sigdet_prb_sel	ssusb_p_sigdet_prb_select
9:8	p_sigdet_bk_sig_t	rg_ssusb_p_sigdet_bk_sig_t	Temporarily disable sigdet flt control when kick off 2'd0: 3 ref_ck cycles 2'd1: 7 ref_ck cycles 2'd2: 15 ref_ck cycles 2'd3: 31 ref_ck cycles
6	p_sigdet_p2_rxlfps	rg_ssusb_p_sigdet_p2_rxlfps	RxElecIdle function at P2 1'b0: RxElecIdle is !sigdet_fit. 1'b1: RxElecIdle is !ad_ssusb_rx_lfps.
5	p_sigdet_non_bk_ad	rg_ssusb_p_sigdet_non_bk_ad	
4	p_sigdet_bk_b_rxeq	rg_ssusb_p_sigdet_bk_b_rxeq	rx_val_pcie block by rxeqtraining_pdnctl 1'b0: RX valid does not care rxeqtraining_pdnctl. 1'b1: RX valid when rxeqtraining_pdnctl is deasserted.
3:2	p_sigdet_g2_ko_sel	rg_ssusb_p_sigdet_g2_ko_sel	Selects G2 sigdet kick out condition 2d0: ~rxpll_lock 2d1: ~rxpll_lock or ~sigdetflt 2d2: ~rxpll_lock or eos_det_ppctl 2d3: ~rxpll_lock or error_det_ppctl
1:0	p_sigdet_g1_ko_sel	rg_ssusb_p_sigdet_g1_ko_sel	Selects G1 sigdet kick out condition 2d0: ~rxpll_lock 2d1: ~rxpll_lock or ~sigdetflt 2d2: ~rxpll_lock or ~sigdetflt or eos_det_ppctl 2d3: ~rxpll_lock or ~sigdetflt or error_det_ppctl

11290A24 **B2 PHYD P**
SIGDET_CAL

Bank 2 SSUSB
PHYD_P_SIGDET_CAL1

00000000

1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name			rg_ssusb_g2_eios_det_en	rg_ssusb_p_sigdet_cal_offset														rg_ssusb_p_force_sigdet_cal_offset
Type			RW	RW														RW

Reset			0	0	0	0	0	0							0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								rg_ssusb_p_sigdet_cal_en					rg_ssusb_force_sigdet_cal_en	rg_ssusb_force_sigdet_cal_en	rg_ssusb_force_sigdet_cal_en	rg_ssusb_force_sigdet_cal_en
Type								RW					RW	RW	RW	RW
Reset								0					0	0	0	0

Bit(s)	Mnemonic	Name	Description
29		rg_ssusb_g2_2eios_det_en	Selects PCIe Gen2 EIOS detector 1'b0: 1 EIOS complete RX EIOS detection 1'b1: 2 EIOS complete RX EIOS detection
28:24		rg_ssusb_p_sigdet_cal_offset	da_pcie_sigdet_cal_offset force mode register
16		rg_ssusb_p_force_sigdet_cal_offset	Enables da_pcie_sigdet_cal_offset force mode
8		rg_ssusb_p_sigdet_cal_en	da_pcie_sigdet_cal_en force mode register
3		rg_ssusb_p_force_sigdet_cal_en	Enables da_pcie_sigdet_cal_en force mode
2		rg_ssusb_p_sigdetflt_en	Filter of ad_pcie_sigdet_cal_out control 1'b0: Disable 1'b1: Enable
1		rg_ssusb_p_sigdet_sample_prd	Selects waiting cycles for sample ad_pcie_sigdet_cal_out 1'b0: 2 ref_ck cycles 1'b1: 5 ref_ck cycles
0		rg_ssusb_p_sigdet_rek	Redoes signal detection calibration 1'b0: Disable 1'b1: Redo sigdet calibration

11290A28 **B2 PHYD RX DET1**

Bank 2 SSUSB PHYD_RXDET1

00A0203C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_rxdet_prb_sel	rg_ssusb_force_cmdet	rg_ssusb_rxdet_en	rg_ssusb_force_rxdet_en	rg_ssusb_rxdet_twice	rg_ssusb_rxdet_stb3_set									rg_ssusb_rxdet_stb2_set	
Type	RW	RW	RW	RW	RW	RW									RW	
Reset	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_rxdet_stb2_set							rg_ssusb_rxdet_stb1_set								
Type	RW							RW								
Reset	0	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0

Bit(s)	Mnemonic	Name	Description
31		rg_ssusb_rxdet_prb_sel	Selects ssusb_rxdet probe out
30		rg_ssusb_force_cmdet	

Bit(s)	Mnemonic	Name	Description
29		rg_ssusb_rxdet_en	da_ssusb_rxdet_en force mode register
28		rg_ssusb_force_rxdet_en	Enables da_ssusb_rxdet_en force mode
27		rg_ssusb_rxdet_k_twice	Calibration time 1'b0: Once 1'b1: Twice
26:18		rg_ssusb_rxdet_stb3_set	Selects RX detection stable time when ssusb_powerdown=2b10 1 scale represents 64 reference cycles. Covers reference clock from 1M~100MHz, 63us~327us.
17:9		rg_ssusb_rxdet_stb2_set	Selects RX detection stable time when ssusb_powerdown=2b10 1 scale represents 8 reference cycles. Covers reference clock from 1M~100MHz, 7us~40us.
8:0		rg_ssusb_rxdet_stb1_set	Selects TX discharge stable time 1 scale represents 64 reference cycles. Covers reference clock from 1M~100MHz, 63us~327us.

11290A2C B2 PHYD RX DET2

Bank 2 SSUSB PHYD_RXDET2

18805020

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_phyd_traindec_force_cgen	rg_ssusb_phyd_bertlb_force_cgen	rg_ssusb_phyd_t2rlb_force_cgen	rg_ssusb_lck2ref_ext_en	rg_ssusb_g2_lck2ref_ext_sel				rg_ssusb_lck2ref_ext_sel				rg_ssusb_pdn_t_sel		rg_ssusb_rxdet_stb3_set_p3	
Type	RW	RW	RW	RW	RW				RW				RW		RW	
Reset	0	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_rxdet_stb3_set_p3								rg_ssusb_rxdet_stb2_set_p3							
Type	RW								RW							
Reset	0	1	0	1	0	0	0	0	0	0	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31		rg_ssusb_phyd_traindec_force_cgen	
30		rg_ssusb_phyd_bertlb_force_cgen	
29		rg_ssusb_phyd_t2rlb_force_cgen	
28		rg_ssusb_lck2ref_ext_en	
27:24		rg_ssusb_g2_lck2ref_ext_sel	
23:20		rg_ssusb_lck2ref_ext_sel	
19:18		rg_ssusb_pdn_t_sel	Selects rate switch, txpll/rxpll power-down time 2'd0: 2us 2'd1: 4us 2'd2: 8us 2'd3: 16us
17:9		rg_ssusb_rxdet_stb3_set_p3	Selects RX detection stable time when ssusb_powerdown=2b11

Bit(s)	Mnemonic	Name	Description
8:0		rg_ssusb_rxdet _stb2_set_p3	1 scale represents 64 reference cycles. Covers reference clock from 1M~100MHz, 63us~327us. Selects RX detection stable time when ssusb_powerdown=2b11 1 scale represents 8 reference cycles. Covers reference clock from 1M~100MHz, 7us~40us.

11290A30 **B2_PHYD_MI**
SCo

B2_PHYD_MISCO

14000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	rg_ssusb_tx_idle_lp_podlycyc						rg_ssusb_tx_ser_en	rg_ssusb_force_tx_ser_en	rg_ssusb_txpll_refcksel	rg_ssusb_force_pll_dds_hf_en	rg_ssusb_pll_dds_hf_en_man	rg_ssusb_rxlfps_entxdrv	rg_ssusb_rx_fl_unlockth				
Type	RW						RW	RW	RW	RW	RW	RW	RW				
Reset	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rg_ssusb_lfps_sel	rg_ssusb_rx_sigdet_en	rg_ssusb_rx_sigdet_en_sel	rg_ssusb_rx_pi_cal_en	rg_ssusb_rx_pi_cal_en_sel	rg_ssusb_p3_cls_ck_sel	rg_ssusb_t2rlb_psel		rg_ssusb_ppctl_psel			rg_ssusb_phyd_tx_data_in_v	rg_ssusb_bertlb_psel		rg_ssusb_ret_rack_dis	rg_ssusb_ppe_rrcnt_clr	
Type	RW	RW	RW	RW	RW	RW	RW		RW			RW	RW		RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31:26		rg_ssusb_tx_idle_lp_podlycyc	rg_ssusb_tx_idle_lp_podlycyc
25		rg_ssusb_tx_ser_en	rg_ssusb_force_tx_ser_en
24		rg_ssusb_force_tx_ser_en	rg_ssusb_force_tx_ser_en
23	0 txpll power on after xtal bias stable 1 txpll power on after syspll stable	rg_ssusb_txpll_refcksel	rg_ssusb_txpll_refcksel
22		rg_ssusb_force_pll_dds_hf_en	rg_ssusb_force_pll_dds_hf_en
21		rg_ssusb_pll_dds_hf_en_man	rg_ssusb_pll_dds_hf_en_man
20	performance option, when rx lfps, enable tx drive	rg_ssusb_rxlfps_entxdrv	rg_ssusb_rxlfps_entxdrv
19:16		rg_ssusb_rx_fl_unlockth	rg_ssusb_rx_fl_unlockth
15		rg_ssusb_lfps_psel	rg_ssusb_lfps_psel
14		rg_ssusb_rx_sigdet_en	rg_ssusb_rx_sigdet_en
13		rg_ssusb_rx_sigdet_en_sel	rg_ssusb_rx_sigdet_en_sel
12		rg_ssusb_rx_pi_cal_en	rg_ssusb_rx_pi_cal_en
11		rg_ssusb_rx_pi_cal_en_sel	rg_ssusb_rx_pi_cal_en_sel

Bit(s)	Mnemonic	Name	Description
10		rg_ssusb_p3_cls_cks_sel	rg_ssusb_p3_cls_cks_sel
9:8		rg_ssusb_t2rlb_psel	Selects t2rlb probe
7:5		rg_ssusb_ppctl_psel	Selects ppctl probe
4		rg_ssusb_phyd_tx_data_inv	Inverts TX data
3:2		rg_ssusb_bertlb_psel	Selects bertlb probe
1		rg_ssusb_retrack_dis	rg_ssusb_retrack_dis
0	rg_ssusb_pperrcnt_clr	rg_ssusb_pperrcnt_clr	Clears pipe error counter

11290A34 **B2 PHYD MI SC2**

B2_PHYD_MISC2

46426C8B

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_frc_pll_dds_prediv2	rg_ssusb_frc_pll_dds_iadj				rg_ssusb_p_sigdet_125filter	rg_ssusb_p_sigdet_rst_filter	rg_ssusb_p_sigdet_eid_use_raw	rg_ssusb_p_sigdet_ltd_use_raw	rg_ssusb_eidle_bf_rxdet	rg_ssusb_eidle_lp_stbcyc					
Type	RW	RW				RW	RW	RW	RW	RW	RW					
Reset	0	1	0	0	0	1	1	0	0	1	0	0	0	0	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_eidle_lp_stbcyc			rg_ssusb_tx_eidle_lp_postdly				rg_ssusb_tx_eidle_lp_predly			rg_ssusb_tx_eidle_lp_en_adv					
Type	RW			RW				RW			RW					
Reset	0	1	1	0	1	1	0	0	1	0	0	0	1	0	1	1

Bit(s)	Mnemonic	Name	Description
31	rg_ssusb_pll_dds_prediv2	rg_ssusb_frc_pll_dds_prediv2	rg_ssusb_pll_dds_prediv2
30:27	rg_ssusb_pll_dds_iadj	rg_ssusb_frc_pll_dds_iadj	rg_ssusb_pll_dds_iadj
26	rg_ssusb_p_sigdet_125filter	rg_ssusb_p_sigdet_125filter	rg_ssusb_p_sigdet_125filter
25	rg_ssusb_p_sigdet_rst_filter	rg_ssusb_p_sigdet_rst_filter	rg_ssusb_p_sigdet_rst_filter
24	rg_ssusb_p_sigdet_eid_use_raw	rg_ssusb_p_sigdet_eid_use_raw	rg_ssusb_p_sigdet_eid_use_raw
23	rg_ssusb_p_sigdet_ltd_use_raw	rg_ssusb_p_sigdet_ltd_use_raw	rg_ssusb_p_sigdet_ltd_use_raw
22	rg_ssusb_eidle_bf_rxdet	rg_ssusb_eidle_bf_rxdet	rg_ssusb_eidle_bf_rxdet
21:13	rg_ssusb_eidle_lp_stbcyc	rg_ssusb_eidle_lp_stbcyc	rg_ssusb_eidle_lp_stbcyc
12:7	rg_ssusb_tx_eidle_lp_postdly	rg_ssusb_tx_eidle_lp_postdly	rg_ssusb_tx_eidle_lp_postdly
6:1	rg_ssusb_tx_eidle_lp_predly	rg_ssusb_tx_eidle_lp_predly	rg_ssusb_tx_eidle_lp_predly
0		rg_ssusb_tx_eidle_lp_en_adv	rg_ssusb_tx_eidle_lp_en_adv

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

11290A38 **B2_PHYD_MI** **B2_PHYD_MISC3** **00000000**
SC3

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														rgs_ssusb_dds_calib_c_state		
Type														RO		
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_pperrcnt															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
18:16	rgs_ssusb_dds_calib_c_state	rgs_ssusb_dds_calib_c_state	rgs_ssusb_dds_calib_c_state
15:0	rgs_ssusb_pperrcnt	rgs_ssusb_pperrcnt	Pipe error counter

11290A3C **B2_PHYD_L1** **B2_PHYD_L1SS** **00000080**
SS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_l1ss_rev1								rg_ssusb_l1ss_revo							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					rg_ssusb_pll_tdi_slock_dis	rg_ssusb_pll_cnt_clean_dis	rg_ssusb_p_pll_rek_sel	rg_ssusb_txdrv_maskdly	rg_ssusb_rxsts_val	rg_pcie_phy_clkreq_n_en	rg_pcie_force_phy_clkreq_n_en	rg_pcie_force_phy_clkreq_n_en	rg_pcie_force_phy_clkreq_n_en	rg_pcie_force_phy_clkreq_n_en	rg_pcie_force_phy_clkreq_n_en	rg_pcie_force_phy_clkreq_n_en
Type					RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset					0	0	0	0	1	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:24	rg_ssusb_l1ss_rev1	rg_ssusb_l1ss_rev1	rg_ssusb_l1ss_rev1
23:16	rg_ssusb_l1ss_revo	rg_ssusb_l1ss_revo	rg_ssusb_l1ss_revo
11	rg_ssusb_p_ltd1_slock_dis	rg_ssusb_p_ltd1_slock_dis	
10	rg_ssusb_pll_cnt_clean_dis	rg_ssusb_pll_cnt_clean_dis	rg_ssusb_pll_cnt_clean_dis
9	rg_ssusb_p_pll_rek_sel	rg_ssusb_p_pll_rek_sel	rg_ssusb_p_pll_rek_sel
8	rg_ssusb_txdrv_maskdly	rg_ssusb_txdrv_maskdly	rg_ssusb_txdrv_maskdly
7	rg_ssusb_rxsts_val	rg_ssusb_rxsts_val	rg_ssusb_rxsts_val
6	rg_pcie_phy_clkreq_n_en	rg_pcie_phy_clkreq_n_en	rg_pcie_phy_clkreq_n_en
5	rg_pcie_force_phy_clkreq_n_en	rg_pcie_force_phy_clkreq_n_en	rg_pcie_force_phy_clkreq_n_en

Bit(s)	Mnemonic	Name	Description
4	rg_pcie_phy_clkreq_n_out	rg_pcie_phy_clkreq_n_out	rg_pcie_phy_clkreq_n_out
3	rg_pcie_force_phy_clkreq_n_out	rg_pcie_force_phy_clkreq_n_out	rg_pcie_force_phy_clkreq_n_out
2	rg_ssusb_rxppll_stb_pxo	rg_ssusb_rxppll_stb_pxo	rg_ssusb_rxppll_stb_pxo
1	rg_pcie_l1ss_en	rg_pcie_l1ss_en	rg_pcie_l1ss_en
0	rg_pcie_force_l1ss_en	rg_pcie_force_l1ss_en	rg_pcie_force_l1ss_en

11290A40 B2_ROSC_0 B2_ROSC_0 ED7F0001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ring_osc_cntend								rg_ssusb_xtal_osc_cntend							
Type	RW								RW							
Reset	1	1	1	0	1	1	0	1	0	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													rg_ssusb_ring_osc_en	rg_ssusb_ring_osc_force_en	rg_ssusb_frc_ring_bypass_det	rg_ssusb_ring_bypass_det
Type													RW	RW	RW	RW
Reset													0	0	0	1

Bit(s)	Mnemonic	Name	Description
31:23	rg_ssusb_ring_osc_cntend	rg_ssusb_ring_osc_cntend	rg_ssusb_ring_osc_cntend
22:16	rg_ssusb_xtal_osc_cntend	rg_ssusb_xtal_osc_cntend	rg_ssusb_xtal_osc_cntend
3	rg_ssusb_ring_osc_en	rg_ssusb_ring_osc_en	rg_ssusb_ring_osc_en
2	rg_ssusb_ring_osc_force_en	rg_ssusb_ring_osc_force_en	rg_ssusb_ring_osc_force_en
1	rg_ssusb_frc_ring_bypass_det	rg_ssusb_frc_ring_bypass_det	rg_ssusb_frc_ring_bypass_det
0	rg_ssusb_ring_bypass_det	rg_ssusb_ring_bypass_det	rg_ssusb_ring_bypass_det

11290A44 B2_ROSC_1 B2_ROSC_1 00060001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name												rg_ssusb_ring_osc_cfr_c_p3	rg_ssusb_ring_osc_cfr_c_p3	rg_ssusb_ring_osc_cfr_c_recal		rg_ssusb_ring_osc_c_recal	
Type												RW	RW	RW		RW	
Reset												0	0	1	1	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	rg_ssusb_ring_osc_sel																rg_ssusb_ring_osc_cfr

Type	RW																c_sel
Reset	0	0	0	0	0	0	0	0									1

Bit(s)	Mnemonic	Name	Description
20	rg_ssusb_ring_osc_frc_p3	rg_ssusb_ring_osc_frc_p3	rg_ssusb_ring_osc_frc_p3
19	rg_ssusb_ring_osc_p3	rg_ssusb_ring_osc_p3	rg_ssusb_ring_osc_p3
18:17	rg_ssusb_ring_osc_frc_recal	rg_ssusb_ring_osc_frc_recal	rg_ssusb_ring_osc_frc_recal
16	rg_ssusb_ring_osc_recal	rg_ssusb_ring_osc_recal	rg_ssusb_ring_osc_recal
15:8	rg_ssusb_ring_osc_sel	rg_ssusb_ring_osc_sel	rg_ssusb_ring_osc_sel
0	rg_ssusb_ring_osc_frc_sel	rg_ssusb_ring_osc_frc_sel	rg_ssusb_ring_osc_frc_sel

11290A48 B2_ROSC_2 **B2_ROSC_2** **00800020**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ring_det_streyc2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_ring_det_streyc1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rg_ssusb_ring_det_streyc2	rg_ssusb_ring_det_streyc2	rg_ssusb_ring_det_streyc2
15:0	rg_ssusb_ring_det_streyc1	rg_ssusb_ring_det_streyc1	rg_ssusb_ring_det_streyc1

11290A4C B2_ROSC_3 **B2_ROSC_3** **01500090**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ring_det_detwin1															
Type	RW															
Reset	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_ring_det_streyc3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rg_ssusb_ring_det_detwin1	rg_ssusb_ring_det_detwin1	rg_ssusb_ring_det_detwin1
15:0	rg_ssusb_ring_det_streyc3	rg_ssusb_ring_det_streyc3	rg_ssusb_ring_det_streyc3

11290A50 B2_ROSC_4 **B2_ROSC_4** **02200160**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ring_det_detwin3															
Type	RW															
Reset	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_ring_det_detwin2															
Type	RW															
Reset	0	0	0	0	0	0	0	1	0	1	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rg_ssusb_ring_det_detwin3	rg_ssusb_ring_det_detwin3	rg_ssusb_ring_det_detwin3
15:0	rg_ssusb_ring_det_detwin2	rg_ssusb_ring_det_detwin2	rg_ssusb_ring_det_detwin2

11290A54 B2_ROSC_5 **B2_ROSC_5** **00030000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ring_det_lbond1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_ring_det_ubond1															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rg_ssusb_ring_det_lbond1	rg_ssusb_ring_det_lbond1	rg_ssusb_ring_det_lbond1
15:0	rg_ssusb_ring_det_ubond1	rg_ssusb_ring_det_ubond1	rg_ssusb_ring_det_ubond1

11290A58 B2_ROSC_6 **B2_ROSC_6** **00050000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ring_det_lbond2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_ring_det_ubond2															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rg_ssusb_ring_det_lbond2	rg_ssusb_ring_det_lbond2	rg_ssusb_ring_det_lbond2
15:0	rg_ssusb_ring_det_ubond2	rg_ssusb_ring_det_ubond2	rg_ssusb_ring_det_ubond2

11290A5C B2_ROSC_7 **B2_ROSC_7** **00070000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ring_det_lbond3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rg_ssusb_ring_det_ubond3															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rg_ssusb_ring_det_lbond3	rg_ssusb_ring_det_lbond3	rg_ssusb_ring_det_lbond3
15:0	rg_ssusb_ring_det_ubond3	rg_ssusb_ring_det_ubond3	rg_ssusb_ring_det_ubond3

11290A60 B2_ROSC_8 B2_ROSC_8 00000001

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rg_ssusb_ring_reserve															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name														rg_ssusb_rosc_prob_sel	rg_ssusb_ring_freqmeter_en	rg_ssusb_ring_det_bps_ubond
Type														RW	RW	RW
Reset														0	0	1

Bit(s)	Mnemonic	Name	Description
31:16	rg_ssusb_ring_reserve	rg_ssusb_ring_reserve	rg_ssusb_ring_reserve
5:2	rg_ssusb_rosc_prob_sel	rg_ssusb_rosc_prob_sel	rg_ssusb_rosc_prob_sel
1	rg_ssusb_ring_freqmeter_en	rg_ssusb_ring_freqmeter_en	rg_ssusb_ring_freqmeter_en
0	rg_ssusb_ring_det_bps_ubond	rg_ssusb_ring_det_bps_ubond	rg_ssusb_ring_det_bps_ubond

11290A64 B2_ROSC_9 B2_ROSC_9 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgs_fm_ring_cnt															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					rgs_ssusb_ring_osc_state	rgs_ssusb_ring_osc_state	rgs_ssusb_ring_osc_state									rgs_ssusb_ring_osc_cal

Type					RO	RO	RO	RO								
Reset					0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:16	rgs_fm_ring_cnt	rgs_fm_ring_cnt	rgs_fm_ring_cnt
11:10	rgs_ssusb_ring_osc_state	rgs_ssusb_ring_osc_state	rgs_ssusb_ring_osc_state
9	rgs_ssusb_ring_osc_stable	rgs_ssusb_ring_osc_stable	rgs_ssusb_ring_osc_stable
8	rgs_ssusb_ring_osc_cal_fail	rgs_ssusb_ring_osc_cal_fail	rgs_ssusb_ring_osc_cal_fail
7:0	rgs_ssusb_ring_osc_cal	rgs_ssusb_ring_osc_cal	rgs_ssusb_ring_osc_cal

11290A68 **B2_ROSC_A** **B2_ROSC_A** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									rgs_ssusb_rose_prob_out							
Type									RO							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	rgs_ssusb_rose_prob_out	rgs_ssusb_rose_prob_out	rgs_ssusb_rose_prob_out

11290A70 **B2_2step_sigdet** **B2_2step_sigdet** **08100001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					rg_ssusb_pcie_2step_fth				rg_ssusb_pcie_2step_fth							
Type					RW				RW							
Reset					1	0	0	0	0	0	0	1	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset	rg_ssusb_for_sigdet_cal_offset
Type						RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
Reset						0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
27:24	rg_ssisn_pcie_sigdet_cal_offset	rg_ssusb_pcie_sigdet_cal_offset	rg_ssisn_pcie_sigdet_cal_offset
23:16	rg_ssusb_pcie_2step_fth	rg_ssusb_pcie_2step_fth	rg_ssusb_pcie_2step_fth

Bit(s)	Mnemonic	Name	Description
	2step_fth	2step_fth	
10	rg_ssisn_p_c_force_sigdet_cal_offset	rg_ssusb_p_c_force_sigdet_cal_offset	rg_ssisn_p_c_force_sigdet_cal_offset
9	rg_ssusb_p_c_sigdet_cal_en	rg_ssusb_p_c_sigdet_cal_en	rg_ssusb_p_c_sigdet_cal_en
8	rg_ssusb_p_c_force_sigdet_cal_en	rg_ssusb_p_c_force_sigdet_cal_en	rg_ssusb_p_c_force_sigdet_cal_en
7	rg_ssusb_p_c_sigdetflt_en	rg_ssusb_p_c_sigdetflt_en	rg_ssusb_p_c_sigdetflt_en
6	rg_ssusb_p_c_sigdet_sample_prd	rg_ssusb_p_c_sigdet_sample_prd	rg_ssusb_p_c_sigdet_sample_prd
5	rg_ssusb_p_c_sigdet_rek	rg_ssusb_p_c_sigdet_rek	rg_ssusb_p_c_sigdet_rek
4	rg_ssusb_pcie_crstdet_rstb	rg_ssusb_pcie_crstdet_rstb	rg_ssusb_pcie_crstdet_rstb
3	rg_ssusb_frc_pcie_crstdet_rstb	rg_ssusb_frc_pcie_crstdet_rstb	rg_ssusb_frc_pcie_crstdet_rstb
2	rg_ssusb_pcie_crstdet_en	rg_ssusb_pcie_crstdet_en	rg_ssusb_pcie_crstdet_en
1	rg_ssusb_frc_pcie_crstdet_en	rg_ssusb_frc_pcie_crstdet_en	rg_ssusb_frc_pcie_crstdet_en
0	rg_ssusb_pcie_2step_en	rg_ssusb_pcie_2step_en	rg_ssusb_pcie_2step_en

11290A74 **B2_2step_sigdet_1** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											rgs_ssusb_c_sigcal_done	rgs_ssusb_c_sigcal_offset				rgs_ssusb_c_sigcal_out
Type											RO	RO				RO
Reset											0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
5		rgs_ssusb_c_sigcal_done	
4:1		rgs_ssusb_c_sigcal_offset	
0		rgs_ssusb_c_sigcal_out	

11290AE0 **PHYD_VERSION** 130506A0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgs_ssusb_phyd_version															

Type	RO															
Reset	0	0	0	1	0	0	1	1	0	0	0	0	0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_phyd_version															
Type	RO															
Reset	0	0	0	0	0	1	1	0	1	0	1	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	.	rgs_ssusb_phyd_version	PHYD version code [31:8] Release date [7:0] ECO version

11290AE4 PHYD_MODEL **PHYD_MODEL** **0A60909A**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	rgs_ssusb_phyd_model															
Type	RO															
Reset	0	0	0	0	1	0	1	0	0	1	1	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	rgs_ssusb_phyd_model															
Type	RO															
Reset	1	0	0	1	0	0	0	0	1	0	0	1	1	0	1	0

Bit(s)	Mnemonic	Name	Description
31:0		rgs_ssusb_phyd_model	Project name string

3.18 MSDC

Module name: MSDCo Base address: (+11230000h)

Address	Name	Width	Register Function
11230000	<u>MSDC_CFG</u>	32	MSDC Configuration Register
11230004	<u>MSDC_IOCON</u>	32	MSDC IO Configuration Register
11230008	<u>MSDC_PS</u>	32	MSDC Pin Status Register
1123000C	<u>MSDC_INT</u>	32	MSDC Interrupt Register
11230010	<u>MSDC_INTEN</u>	32	MSDC Interrupt Enable Register
11230014	<u>MSDC_FIFOCS</u>	32	MSDC FIFO Control and Status Register
11230018	<u>MSDC_TXDATA</u>	32	MSDC TX Data Port Register
1123001C	<u>MSDC_RXDATA</u>	32	MSDC RX Data Port Register
11230030	<u>SD_CFG</u>	32	SD Configuration Register
11230034	<u>SD_CMD</u>	32	SD Command Register
11230038	<u>SD_ARG</u>	32	SD Argument Register
1123003C	<u>SD_STS</u>	32	SD Status Register
11230040	<u>SD_RESP0</u>	32	SD Response Register 0
11230044	<u>SD_RESP1</u>	32	SD Response Register 1
11230048	<u>SD_RESP2</u>	32	SD Response Register 2
1123004C	<u>SD_RESP3</u>	32	SD Response Register 3
11230050	<u>SD_BLK_NUM</u>	32	SD Block Number Register
11230054	<u>SD_VOL_CHG</u>	32	SD Voltage Change Wait Time Register
11230058	<u>SD_CSTS</u>	32	SD Card Status Register
1123005C	<u>SD_CSTS_EN</u>	32	SD Card Status Enable Register
11230060	<u>SD_DATCRC_STS</u>	32	SD Card Data CRC Status Register
11230070	<u>EMMC_CFG0</u>	32	EMMC Configuration Register 0
11230074	<u>EMMC_CFG1</u>	32	EMMC Configuration Register 1
11230078	<u>EMMC_STS</u>	32	EMMC Status Register
1123007C	<u>EMMC_IOCON</u>	32	EMMC IO Control Register
11230080	<u>SD_ACMD_RESP</u>	32	SD ACMD Response Register
11230084	<u>SD_ACMD19_TRG</u>	32	SD ACMD19 Target Register
11230088	<u>SD_ACMD19_STS</u>	32	SD ACMD19 Status Register
1123008C	<u>DMA_SA_HIGH4BIT</u>	32	DMA Current Address Register of High 4 Bits
11230090	<u>DMA_SA</u>	32	DMA Start Address Register
11230094	<u>DMA_CA</u>	32	DMA Current Address Register
11230098	<u>DMA_CTRL</u>	32	DMA Control Register
1123009C	<u>DMA_CFG</u>	32	DMA Configuration Register
112300A0	<u>SW_DBG_SEL</u>	32	MSDC S/W Debug Selection Register
112300A4	<u>SW_DBG_OUT</u>	32	MSDC S/W Debug Output Register
112300A8	<u>DMA_LENGTH</u>	32	DMA Length Register
112300B0	<u>PATCH_BIT0</u>	32	MSDC Patch Bit Register 0
112300B4	<u>PATCH_BIT1</u>	32	MSDC Patch Bit Register 1
112300B8	<u>PATCH_BIT2</u>	32	MSDC Patch Bit Register 2
112300F0	<u>DAT_RD_DLY0</u>	32	MSDC Data Delay Line Register 0
112300F4	<u>DAT_RD_DLY1</u>	32	MSDC Data Delay Line Register 1
112300F8	<u>HW_DBG_SEL</u>	32	MSDC H/W Debug Selection Register
11230100	<u>MAIN_VER</u>	32	MSDC Main Version Register

Address	Name	Width	Register Function
11230104	<u>ECO_VER</u>	32	MSDC ECO Version Register
11230180	<u>EMMC50_PAD_CTL0</u>	32	MSDC eMMC5.0 CLK PAD Control Register 0
11230184	<u>EMMC50_PAD_DS_CTL0</u>	32	MSDC eMMC5.0 DS PAD Control Register 0
11230188	<u>EMMC50_PAD_DS_TUNE</u>	32	MSDC eMMC5.0 DS Pad Tuning Register
1123018C	<u>EMMC50_PAD_CMD_TUNE</u>	32	MSDC eMMC5.0 CMD Pad Tuning Register
11230190	<u>EMMC50_PAD_DAT01_TUNE</u>	32	MSDC eMMC5.0 DAT0/1 Pad Tuning Register
11230194	<u>EMMC50_PAD_DAT23_TUNE</u>	32	MSDC eMMC5.0 DAT2/3 Pad Tuning Register
11230198	<u>EMMC50_PAD_DAT45_TUNE</u>	32	MSDC eMMC5.0 DAT4/5 Pad Tuning Register
1123019C	<u>EMMC50_PAD_DAT67_TUNE</u>	32	MSDC eMMC5.0 DAT6/7 Pad Tuning Register
11230204	<u>EMMC51_CFG0</u>	32	eMMC51 Configuration Register 0
11230208	<u>EMMC50_CFG0</u>	32	eMMC50 Configuration Register 0
1123020C	<u>EMMC50_CFG1</u>	32	eMMC50 Configuration Register 1
1123021C	<u>EMMC50_CFG2</u>	32	AHB2AXI Wrapper Control Register
11230220	<u>EMMC50_CFG3</u>	32	
11230224	<u>EMMC50_CFG4</u>	32	
11230228	<u>EMMC50_BLOCK_LENGTH</u>	32	

11230000 MSDC_CFG **MSDC Configuration Register** **02400099**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RAL1							CFG_START_BIT					CARD_CK_DIV			
Type	RO							RW					RW			
Reset	0	0	0	0	0	0		0	0				0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CARD_CK_DIV								CARD_CK_STABLE			CARD_CK_DRV_EN	PIO_MODE	RST	CARD_CK_PWDN	MSDC
Type	RW								RU			RW	RW	A0	RW	RW
Reset	0	0	0	0	0	0	0	0	1			1	1	0	0	1

Bit(s)	Mnemonic	Name	Description
31:26		RAL1	
24:23		CFG_START_BIT	
19:8	CCKDIV	CARD_CK_DIV	MS/SD card clock divider Controls clock frequency of serial clock on MS/SD bus. Refer to "Data Line Latching Timing Diagram" and "Response Latching Timing Diagram". For non-DDR mode, msdc_ck equals SD bus clock. (Example: For SDR25 or HS, msdc_ck and SD bus clock will be 50MHz.) For DDR mode, msdc_ck denotes the MSDC internal clock which will be doubled to SD bus clock. (Example: For DDR50, msdc_ck should be set to

Bit(s)	Mnemonic	Name	Description
			100MHz, and bus clock will be 50MHz.) 8'b00000000: msdc_ck = (1/2)*msdc_src_ck 8'b00000001: msdc_ck = [1/(4*1)]*msdc_src_ck 8'b00000010: msdc_ck = [1/(4*2)]*msdc_src_ck 8'b00000011: msdc_ck = [1/(4*3)]*msdc_src_ck 8'b00010000: msdc_ck = [1/(4*16)]*msdc_src_ck 8'b11111111: msdc_ck = [1/(4*255)]*msdc_src_ck
7	CCKSB	CARD_CK_STABLE	MS/SD card clock is stable or not After programming CARD_CK_MODE or CARD_CK_DIV, this bit will immediately become 0 and return to 1 if stable. Poll this register to ensure safety control of MSDC. 1'bo: Clock output is not stable. 1'b1: Clock output is stable.
4	CCKDRVE	CARD_CK_DRV_EN	SD/MS card bus clock drive enable bit Set this bit to 1 to enable MSDC bus clock driver. The default bus state depends on MSDC_CFG[1] CARD_CK_PWDN bit. If MSDC_CFG[1] CARD_CK_PWDN= 1, the default clock state will be free running. If MSDC_CFG[1] CARD_CK_PWDN = 0, the default clock state will be gated to 0. Set this bit to 0 to put the bus state into "tri-state". Default: 1 1'bo: Put the clock pad into tri-state 1'b1: Enable MSDC to drive clock pad; the state of CLK depends on MSDC_CFG[1] CARD_CK_PWDN.
3	PIO	PIO_MODE	MS/SD PIO mode Selects PIO mode Default: PIO mode 1'bo: DMA mode 1'b1: PIO mode
2	RST	RST	Software reset Writing 1 to this register will cause internal synchronous reset of MS/SD controller, and it will not reset register settings and DMA controller. The reset sequence is done when this bit becomes 0. SW should wait this bit to return to 0 after writing 1. 1'bo: MS/SD controller is not in reset state. 1'b1: MS/SD controller is in reset state.
1	CCKPD	CARD_CK_PWDN	MSDC bus clock power-down mode Controls card clock power-down mode. 1'bo: Clock is gated to 0 if no command or data is transmitted. 1'b1: Clock is free running even if no command or data is transmitted. (The clock may still be stopped when MSDC write data are not enough or no space for the next read data.)
0	MSDC	MSDC	Selects MS/SD mode Configures the controller as the host of memory stick or as the host of SD/MMC memory card. The default value is configuring the controller as the host of memory stick. 1'bo: Configure the controller as the host of memory stick 1'b1: Configure the controller as the host of SD/MMC memory card

11230004 MSDC IOCON **MSDC IO Configuration Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									R_D7_SMP_L	R_D6_SMP_L	R_D5_SMP_L	R_D4_SMP_L	R_D3_SMP_L	R_D2_SMP_L	R_D1_SMP_L	R_Do_SMP_L
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			W_D3_SMP_L	W_D2_SMP_L	W_D1_SMP_L	W_Do_SMP_L	W_D_SMPL_SEL	W_D_SMPL			R_D_SMPL_SEL		D_DL_YLIN_E_SE_L	R_D_SMPL	R_SM_PL	SDR1_04_C_LK_SEL
Type			RW	RW	RW	RW	RW	RW			RW		RW	RW	RW	RW
Reset			0	0	0	0	0	0			0		0	0	0	0

Bit(s)	Mnemonic	Name	Description
23	RD7SPL	R_D7_SMPL	Selects read data 7 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
22	RD6SPL	R_D6_SMPL	Selects read data 6 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
21	RD5SPL	R_D5_SMPL	Selects read data 5 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
20	RD4SPL	R_D4_SMPL	Selects read data 4 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
19	RD3SPL	R_D3_SMPL	Selects read data 3 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
18	RD2SPL	R_D2_SMPL	Selects read data 2 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
17	RD1SPL	R_D1_SMPL	Selects read data 1 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
16	RDoSPL	R_Do_SMPL	Selects read data 0 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
13	WD3SPL	W_D3_SMPL	Selects SDIO interrupt sample This bit is only valid when bit 9 is on. 1'bo: Sample SDIO interrupt by external bus clock rising edge 1'b1: Sample SDIO interrupt by external bus clock falling edge
12	WD2SPL	W_D2_SMPL	Selects SDIO interrupt sample This bit is only valid when bit 9 is on. 1'bo: Sample SDIO interrupt by external bus clock rising edge

Bit(s)	Mnemonic	Name	Description
11	WD1SPL	W_D1_SMPL	1'b1: Sample SDIO interrupt by external bus clock falling edge Selects SDIO interrupt sample This bit is only valid when bit 9 is on. 1'bo: Sample SDIO interrupt by external bus clock rising edge
10	WDoSPL	W_Do_SMPL	1'b1: Sample SDIO interrupt by external bus clock falling edge Selects CRC status and SDIO interrupt sample This bit is only valid when bit 9 is on. 1'bo: Sample CRC Status and SDIO interrupt by external bus clock rising edge
9	WDSPLSEL	W_D_SMPL_SEL	1'b1: Sample CRC Status and SDIO interrupt by external bus clock falling edge Selects data line rising/falling latch fine-tuning in write transaction 1'bo: All data line share one value indicated by MSDC_IOCON.W_D_SMPL 1'b1: Each data line has its own selection value indicated by Data line 0: MSDC_IOCON.W_Do_SMPL Data line 1: MSDC_IOCON.W_D1_SMPL Data line 2: MSDC_IOCON.W_D2_SMPL Data line 3: MSDC_IOCON.W_D3_SMPL
8	WDSPL	W_D_SMPL	Selects CRC status and SDIO interrupt sample 1'bo: Sample CRC status and SDIO interrupt by external bus clock rising edge 1'b1: Sample CRC status and SDIO interrupt by external bus clock falling edge
5	RDSPLSEL	R_D_SMPL_SEL	Selects data line rising/falling latch fine-tuning in read transaction 1'bo: All data line share one value indicated by MSDC_IOCON.R_D_SMPL 1'b1: Each data line has its own selection value indicated by Data line 0: MSDC_IOCON.R_Do_SMPL Data line 1: MSDC_IOCON.R_D1_SMPL Data line 2: MSDC_IOCON.R_D2_SMPL Data line 3: MSDC_IOCON.R_D3_SMPL Data line 4: MSDC_IOCON.R_D4_SMPL Data line 5: MSDC_IOCON.R_D5_SMPL Data line 6: MSDC_IOCON.R_D6_SMPL Data line 7: MSDC_IOCON.R_D7_SMPL
3	DDLSEL	D_DLYLINE_SEL	Selects data line delay line fine-tuning 1'bo: All data line share one delay selection value indicated by PAD_TUNE.PAD_DAT_RD_RXDLY 1'b1: Each data line has its own delay selection value indicated by Data line 0: DAT_RD_DLY0.DATo_RD_DLY Data line 1: DAT_RD_DLY0.DAT1_RD_DLY Data line 2: DAT_RD_DLY0.DAT2_RD_DLY Data line 3: DAT_RD_DLY0.DAT3_RD_DLY Data line 4: DAT_RD_DLY1.DAT4_RD_DLY Data line 5: DAT_RD_DLY1.DAT5_RD_DLY Data line 6: DAT_RD_DLY1.DAT6_RD_DLY Data line 7: DAT_RD_DLY1.DAT7_RD_DLY
2	RDSPL	R_D_SMPL	Selects read data sample 1'bo: Sample read data by external bus clock rising edge

Bit(s)	Mnemonic	Name	Description
1	RSPL	R_SMPL	1'b1: Sample read data by external bus clock falling edge Selects command response sample 1'b0: Sample response by external bus clock rising edge
0	SDR104CKS	SDR104_CLK_SEL	1'b1: Sample response by external bus clock falling edge SDR104 SCLK output clock control Only used when MSDC_CFG[17:16] CARD_CHK_MODE is 2'b01. 1'b0: Bus clock output equals inverted msdc_src_ck 1'b1: Bus clock output equals msdc_src_ck

11230008 MSDC_PS **MSDC Pin Status Register** 81FF0002

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	SD_WP							CMD	DAT									
Type	RU							RU	RU									
Reset	1							1	1	1	1	1	1	1	1	1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	CDDEBOUNCE														CDSTS	CDEN		
Type	RW														RU	RW		
Reset	0	0	0	0											1	0		

Bit(s)	Mnemonic	Name	Description
31	SDWP	SD_WP	Write Protection switch status on SD memory card Shows the status of Write Protection switch on SD memory card. There is no default reset value. The pin WP (Write Protection) is only useful when the controller is configured for SD memory card. 1'b0: Write Protection switch on. Memory card is desired to be write-protected. 1'b1: Write Protection switch off. Memory card is writable.
24	CMD	CMD	Command line status Reflects the command line value of MSDC bus.
23:16	DAT	DAT	Data line status Reflects the data line value of MSDC bus (8-bit).
15:12	CDDBCE	CDDEBOUNCE	Card detection de-bounce timer Specifies time interval for card detection de-bounce. Default value: 0, meaning the de-bounce interval is one 32kHz cycle. The interval will extend one cycle time of 32kHz by increasing the counter by 1.
1	CDSTS	CDSTS	Card detection status 1'b1: Card detection pin status is logic high.
0	CDEN	CDEN	Enables card detection Controls card detection circuit. 1'b0: Disable card detection 1'b1: Enable card detection

1123000C MSDC_INT **MSDC Interrupt Register** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													DMA_PROT	GPD_CS_E	BD_CS_ER	

													ECT	RR	R	
Type													W1C	W1C	W1C	
Reset													0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SD_DATA_CRCERR	SD_DATTO	DMA_XFER_DONE	SD_XFER_COMPLETE	SD_CSTS	SD_RESP_CRCERR	SD_CMDTO	SD_CMDRDY		DMA_QEMPTY	SD_AUOC MD_RESP_CRCERR	SD_AUOC MD_CMDTO			MSDC_CDS_C	MMC_IRQ
Type	W1C	W1C	W1C	W1C	RU	W1C	W1C	W1C		W1C	W1C	W1C	W1C		W1C	W1C
Reset	0	0	0	0	0	0	0	0		0	0	0	0		0	0

Bit(s)	Mnemonic	Name	Description
19	DMAPROTECT	DMA_PROTECT	There is write operation to DMA start address, length, start bit or the last buf bit.
18	GPDCSERR	GPD_CS_ERR	GPD checksum error detected
17	BDCSERR	BD_CS_ERR	BD checksum error detected
15	SDDCRCERR	SD_DATA_CRCERR	SD data CRC error interrupt Indicates MS/SD controller detects a CRC error after reading a block of data from the DAT line or SD/MMC signals a CRC error after writing a block of data to the DAT line. 1'bo: Otherwise 1'b1: MS/SD controller detects a CRC error after reading a block of data from the DAT line or SD/MMC signals a CRC error after writing a block of data to the DAT line.
14	SDDTO	SD_DATTO	SD data timeout interrupt Indicates SD/MMC controller detects a timeout condition while waiting for data token on the DAT line. This bit is for both data read and data write. For SD data read, timeout will occur when the read data are not presented. For SD data write, timeout will occur when the write data CRC status is not presented if PATCH_BIT[30] DETECT_WR_CRC_TIMEOUT = 1. 1'bo: Otherwise 1'b1: SD/MMC controller detects a timeout condition while waiting for data token on the DAT line.
13	DMAFDNE	DMA_XFER_DONE	DMA transfer done interrupt Indicates status of data block transfer. 1'bo: Otherwise 1'b1: A data block is successfully transferred.
12	SDXFCPL	SD_XFER_COMPLETE	SD data transfer completed interrupt Indicates transaction which contains data that are completed. While performing tuning procedure (Execute Tuning is set to 1), SD_XFER_COMPLETE is not set to 1.
11	SDCSTS	SD_CSTS	SD CSTA update interrupt Indicates any bit in register SDC_CSTA is active. The register bit will be set to 1. SW should clear SDC_CSTA, and this bit will be de-asserted automatically. 1'bo: No SD memory card interrupt 1'b1: SD memory card interrupt exists.
10	SDRCRCER	SD_RESP_CRCERR	SD command CRC error interrupt Indicates SD/MMC controller detects a CRC error after reading a response from the CMD line. 1'bo: Otherwise 1'b1: SD/MMC controller detects a CRC error after

Bit(s)	Mnemonic	Name	Description
9	SDCTO	SD_CMDTO	reading a response from the CMD line. SD command timeout interrupt Indicates SD/MMC controller detects a timeout condition while waiting for a response on the CMD line. 1'bo: Otherwise 1'b1: SD/MMC controller detects a timeout condition while waiting for a response on the CMD line.
8	SDCRDY	SD_CMDRDY	SD command ready interrupt For the command without response, the register bit will be 1 once the command is completed on SD/MMC bus. For command with response without busy, the register bit will be 1 whenever the command is issued onto SD/MMC bus and its corresponding response is received without CRC error. For command with response with busy in DATo, the register bit will be 1 whenever the command is issued onto SD/MMC bus and its corresponding response is received without CRC error and the DATo transitioned from busy to idle. 1'bo: Otherwise 1'b1: Command finished successfully without a CRC error
6	DMAQEPTY	DMA_Q_EMPTY	DMA queue empty interrupt Indicates the current DMA queue is empty. Only for descriptor mode and enhance mode.
5	SDACDRRCER	SD_AUTOCMD_RESP_CRCERR	SD auto command CRC error interrupt Set when detecting a CRC error in the auto command response.
4	SDACDCTO	SD_AUTOCMD_CMDTO	SD auto command timeout interrupt Set if no response is returned within a specified cycles (64T in spec) from the end bit of auto command.
3	SDACDCRDY	SD_AUTOCMD_CMDRDY	SD auto command ready interrupt Set if auto command is executed without CRC error or timeout.
1	MSDCCDSC	MSDC_CDSC	MSDC card detection status change interrupt Indicates if any interrupt for memory card insertion/removal exists. Whenever memory card is inserted or removed and card detection circuit is enabled, i.e. register bit CDEN in register MSDC_PS is set to 1, the register bit will be set to 1. It will be reset when the register is read. 1'bo: Otherwise 1'b1: Card is inserted or removed.
0	MM CIRQ	MMC_IRQ	MMC card interrupt 1'bo: Otherwise 1'b1: MMC card interrupt event occurs.

11230010 MSDC_INTEN MSDC Interrupt Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													EN_DMA_ROTCT	EN_GPD_SRR	EN_BD_ERR	
Type													RW	RW	RW	
Reset													0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	EN_S D_D A T A C R C R R	EN_S D_D A T T O	EN_S D_D M A X F E R D O N E	EN_S D_X F E R C O M P L E T E	EN_S D_C S T A	EN_S D_R E S P C R R	EN_S D_C M D T O	EN_S D_C M D R D Y	EN_S D_S D I O I R Q	EN_D M A _ Q _ E M P T Y	EN_S D_A U T O C M D R C E R R	EN_S D_A U T O C M D T O	EN_A U T O C M D R D Y		EN_M S D C S C	EN_M M C I R Q
	Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0

Bit(s)	Mnemonic	Name	Description
19	ENDMAPROTECT	EN_DMA_PROTECT	Enables DMA protection interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
18	ENGPDCSERR	EN_GPD_CS_ERR	Enables GPD checksum error interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
17	ENBDCSERR	EN_BD_CS_ERR	Enables BD checksum error interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
15	ENSDDCRCERR	EN_SD_DATA_CRC_ERR	Enables SD data CRC error interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
14	ENSDDTO	EN_SD_DATTO	Enables SD data timeout interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
13	ENDMAXFDNE	EN_SD_DMA_XFER_DONE	Enables DMA transfer done interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
12	ENSXFCPL	EN_SD_XFER_COMPLETE	Enables SD data transfer completed interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
11	ENSDCSTA	EN_SD_CSTA	Enables SD CSTA update interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
10	ENSDRCRCER	EN_SD_RESP_CRC_ERR	Enables SD command CRC error interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
9	ENSDCCTO	EN_SD_CMDTO	Enables SD command timeout interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
8	ENSDCRDY	EN_SD_CMDRDY	Enables SD command ready interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
7	ENSUDIOIRQ	EN_SD_SDIOIRQ	Enables SD SDIO interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
6	ENDMAQEPTY	EN_DMA_Q_EMPTY	Enables DMA queue empty interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
5	ENSACDRRCER	EN_SD_AUTOCMD_RESP_CRCERR	Enables SD auto command CRC error interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
4	ENSACDCTO	EN_SD_AUTOCMD_CMDTO	Enables SD auto command timeout interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt

Bit(s)	Mnemonic	Name	Description
3	ENSDACDCRDY	EN_AUTOCMD_CMD RDY	Enables SD auto command ready interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
1	ENMSDCCDSC	EN_MSDC_CDSC	Enables MSDC card detection status change interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
0	ENMMCIRQ	EN_MMC_IRQ	Enables MMC card interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt

11230014 MSDC FIFOC **MSDC FIFO Control and Status** **00000000**
S **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FIFO CLR								TXFIFO CNT							
Type	A0								RU							
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXFIFOCNT							
Type									RU							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	FIFOCLR	FIFOCLR	Clears embedded FIFO Write 1 to this bit to clear FIFO. It will become 0 when FIFO is cleared. SW needs to check this bit to make sure clearing FIFO sequence is done. This bit can be used when the data read/write sequence has error and needs to clear HW FIFO.
23:16	TXFIFOCNT	TXFIFOCNT	TX FIFO count for MSDC write 8'd0: No data in FIFO 8'd1: 1-byte data in FIFO 8'd2: 2-byte data in FIFO 8'd131: Max. 131-byte data in FIFO Others: Reserved
7:0	RXFIFOCNT	RXFIFOCNT	RX FIFO count for MSDC read 8'd0: No data in FIFO 8'd1: 1-byte data in FIFO 8'd2: 2-byte data in FIFO 8'd131: Max. 131-byte data in FIFO Others: Reserved

11230018 MSDC TXDAT **MSDC TX Data Port Register** **00000000**
A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PIO_TXDATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	PIO_TXDATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	PIOTXDATA	PIO_TXDATA	PIO mode TXDATA port This register can be accessed by byte, half-word or word. This port can only be accessed in PIO mode. Otherwise, the transaction will be discarded.

1123001C MSDC_RXDAT **MSDC RX Data Port Register** **00000000**
A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PIO_RXDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PIO_RXDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	PIORXDATA	PIO_RXDATA	PIO mode RXDATA port This register can be accessed by byte, half-word or word. This port can only be accessed in PIO mode. Otherwise, the transaction will be discarded.

11230030 SDC_CFG **SD Configuration Register** **00100000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DTC										INT_AT_B LOCK GAP	SDIO INT DET _EN	SDIO		BUSW IDTH	
Type	RW										RW	RW	RW		RW	
Reset	0	0	0	0	0	0	0	0	0		0	1	0		0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															WAKE UP_I NS_E N	WAKE UP_S DIOI NT_E N
Type															RW	RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
31:24	DTC	DTC	Data timeout counter The period from the end of the initial host read command or the last read data block in a multiple block read operation to the start bit of the next read data block requires at least two serial clock cycles. The counter is used to extend the period (Read Data Access Time) in unit of 1,048,576 serial clocks.

Bit(s)	Mnemonic	Name	Description
			8'b00000000: Extend 1,048,576 more serial clock cycles 8'b00000001: Extend 1,048,576*2 more serial clock cycles 8'b00000010: Extend 1,048,576*3 more serial clock cycles 8'b11111111: Extend 1,048,576*256 more serial clock cycles
21	INTBGP	INT_AT_BLOCK_G AP	Interrupt at block gap This bit is valid only in 4-bit mode of the SDIO card and selects a sample point in the interrupt cycle. Set to 1 to enable interrupt detection at the block gap for a multiple block transfer. Set to 0 to disable interrupt detection during a multiple block transfer. If the SD card cannot signal an interrupt during a multiple block transfer, this bit should be set to 0. When the host driver detects an SD card insertion, it will set up this bit according to the CCCR of the SDIO card. 1'b0: Disable interrupt detection at block gap 1'b1: Enable interrupt detection at block gap
20	SDIOIDE	SDIO_INT_DET_E N	Enables SDIO interrupt detection Informs SD controller to sense the SDIO interrupt. 1'b0: Disable SDIO interrupt detection 1'b1: Enable SDIO interrupt detection if the SDIO bit is also on
19	SDIO	SDIO	SDIO mode enable bit Enables support to sense the SDIO interrupt and disables R4 response CRC check for SDIO card. 1'b0: Disable SDIO mode 1'b1: Enable SDIO mode
17:16	BUSWD	BUSWIDTH	Configures bus width Defines SD/MMC bus width. 2'b00: 1 bit mode 2'b01: 4 bit mode 2'b10: 8 bit mode 2'b11: Reserved
1	ENWKUPINS	WAKEUP_INS_EN	Card status change wakeup event enable bit 1'b0: Disable wakeup event for card status change 1'b1: Enable wakeup event for card status change
0	ENWKUPSDIOINT	WAKEUP_SDIOINT_EN	SDIO card interrupt wakeup event enable bit 1'b0: Disable wakeup event for SDIO card interrupt 1'b1: Enable wakeup event for SDIO card interrupt

11230034 SDC_CMD				SD Command Register												00000000	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	VOL_SWTH 1				LEN												
Type	RO				RW												
Reset	0				0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	GO_I RQ	STOP	RW	DTYPE	RSPT YP1	RSPTYP		BREA K	CMD								
Type	RW	RW	RW	RW	RO	RW		RW	RW								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31		VOL_SWTH1	
27:16	LEN	LEN	<p>Length Defines the length of one block (unit: byte) in a data transaction of block mode or the data length (unit: byte) in data transaction of byte mode. The maximal value of block length is 2,048 bytes. 12'b000000000000: Reserved 12'b000000000001: Block length is 1 byte 12'b000000000010: Block length is 2 bytes. 12'b011111111111: Block length is 2047 bytes. 12'b100000000000: Block length is 2048 bytes.</p>
15	GOIRQ	GO_IRQ	<p>GO_IRQ command Indicates if the command is GO_IRQ_STATE (CMD40) and used only for MMC protocol. If the command is GO_IRQ_STATE, the period between command token and response token will not be limited. 1'bo: The command is not GO_IRQ_STATE. 1'b1: The command is GO_IRQ_STATE.</p>
14	STOP	STOP	<p>Stop command Indicates if the command is a stop transmission command. It should be set to 1 when CMD12 (SD/MMC) or CMD52 with I/O abort (SDIO) is to be issued. 1'bo: The command is not a stop transmission command. 1'b1: The command is a stop transmission command.</p>
13	RW	RW	<p>Selects command read write Defines the command is a read command or write command. The register bit is valid only when the command causes a transaction with data token. 1'bo: The command is a read command. 1'b1: The command is a write command.</p>
12:11	DTYPE	DTYPE	<p>Selects data block Defines data token type for the command. 2'b00: No data token for the command 2'b01: Single block transaction (only available in block mode) 2'b10: Multiple block transaction (only available in block mode) 2'b11: Stream operation. Should only be used in MMC protocol (only available in block mode).</p>
10		RSPTYP1	
9:7	RSPTYP	RSPTYP	<p>Command response type 3'b000: This command has no response. 3'b001: The command has R1/R5/R6/R7 response. The response token is 48-bit with CRC check (for SD/MMC/SDIO)(excluding SDIO abort command) 3'b010: The command has R2 response. The response token is 136-bit (for SD/MMC). 3'b011: The command has R3 response. The response token is 48-bit response, no CRC check (for SD/MMC). 3'b100: The command has R4 response. The response token is 48-bit without CRC check (for SDIO); the response token is 48-bit with CRC check (for MMC). 3'b111: The command has R1b response. The response token is 48-bit (for SD/MMC/SDIO).</p>
6	BREAK	BREAK	<p>Aborts pending MMC GO_IRQ command Only valid for a pending GO_IRQ_MODE command waiting for MMC interrupt response. 1'bo: Not a beak command</p>

Bit(s)	Mnemonic	Name	Description
5:0	CMD	CMD	1'b1: Break a pending MMC GO_IRQ_MODE command in the controller SD memory card command

11230038 SDC_ARG SD Argument Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ARG															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ARG															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ARG	ARG	Memory card controller argument register

1123003C SDC_STS SD Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MMC_STREAM_WR_COMPLETED															CMD_WR_BUSY
Type	RU															W1C
Reset	0															0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															CMDBUSY	SDCBUSY
Type															RU	RU
Reset															0	0

Bit(s)	Mnemonic	Name	Description
31	MMCSWRCP	MMC_STREAM_WR_COMPLETED	MMC stream mode write data are all flushed to MMC card SW can use this bit to confirm the last write data are flushed to MMC then issue STOP command. This bit is only valid when the command SDC_CMD.DTYPE=2'b11. 1'bo: Last data are partially inside MSDC. 1'b1: Flush last data to MMC card
16		CMD_WR_BUSY	
1	CMDBSY	CMDBUSY	SD command line busy status SW should always read this bit to make sure the command line is not busy before sending the next command. If the command is R1B or data read/write command, SW should check the SDCBUSY bit too. Note: When auto command 12 is enabled, this bit will be asserted immediately after SDC_CMD is written and de-asserted after auto-command 12 is finished. 1'bo: No transmission is going on CMD line on SD bus.

Bit(s)	Mnemonic	Name	Description
0	SDCBSY	SDCBUSY	1'b1: There is transmission going on CMD line on SD bus. SD controller busy status 1'bo: SD controller is idle. 1'b1: SD controller is busy.

11230040 SDC RESP0 SD Response Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP0															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP0															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP0	RESP0	Memory card controller response register 0

11230044 SDC RESP1 SD Response Register 1 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP1	RESP1	Memory card controller response register 1

11230048 SDC RESP2 SD Response Register 2 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP2															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP2															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP2	RESP2	Memory card controller response register 2

1123004C SDC RESP3 **SD Response Register 3** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP3															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP3															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP3	RESP3	Memory card controller response register 3

11230050 SDC BLK NU **SD Block Number Register** **00000001**
M

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BLOCK_NUMBER															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BLOCK_NUMBER															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
31:0	BLKNUM	BLOCK_NUMBER	Memory card controller block number Indicates block number of data transaction. 32'd0: Reserved 32'd1: 1 data block 32'd2: 2 data block 32'd3: 3 data block 32'hfffffff: 4GB-1 data block

11230054 SDC VOL CH **SD Voltage Change Wait Time** **00000145**
G **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description

11230058 SDC CSTS **SD Card Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CSTS															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CSTS															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CSTS	CSTS	CSTS The card status field in the response R1 or R1b field. Each bit can be written 1 to clear individually.

1123005C SDC_CSTS_EN **SD Card Status Enable Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CSTS_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CSTS_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CSTS_EN	CSTS_EN	CSTS_EN Controls which bit of CSTA will generate MSDC_INT.SDCSTA.

11230060 SDC_DATCRC_STS **SD Card Data CRC Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name																		
Type																		
Reset																		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name									DAT_CRCSTS_POS									
Type									RU									
Reset									0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
7:0	DCSSP	DAT_CRCSTS_POS	MSDC read DATA CRC status Reflects CRC status of data line[7:0]. Only for MSDC read. 1'bo: No CRC error 1'b1: CRC error

11230070 EMMC_CFG0 EMMC Configuration Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

11230074 EMMC_CFG1 EMMC Configuration Register 1 00200003

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

11230078 EMMC_STS EMMC Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

1123007C EMMC_IOCON EMMC IO Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

11230080 SD ACMD RE **SD ACMD Response Register** **00000000**
SP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AUTOCMD_RESP															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTOCMD_RESP															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ACMDRESP	AUTOCMD_RESP	SD auto command response register Stores the response[39:8] of ACMD12/ACMD23/ACMD19.

11230084 SD ACMD19 **SD ACMD19 Target Register** **00000000**
TRG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

11230088 SD ACMD19 **SD ACMD19 Status Register** **00000000**
STS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

1123008C DMA_SA_HIG H4BIT **DMA Current Address Register of High 4 Bits** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													DMA_SURRE_ADDR_HIG H4BIT			
Type													RW			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0	DMASAHIGH4BIT	DMA_SURRE_ADDR_HIG H4BIT	Sets up high 4-bit address of start address because 64G DRAM needs 36-bit address

11230090 DMA_SA **DMA Start Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_STR_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_STR_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	DMASA	DMA_STR_ADDR	Start address of the DMA address Sets up the start address of the DMA. In DMA basic mode, this field indicates the source or destination address of the data transfer which depends on the command. In descriptor base DMA, this is the descriptor chain start address.

11230094 DMA_CA **DMA Current Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_CURR_ADDR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_CURR_ADDR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	DMACA	DMA_CURR_ADDR	Current address of the DMA address Reads the current address of the DMA descriptor chain.

11230098 DMA_CTRL DMA Control Register 00006008

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		BURST_SIZE			DMA_SPLI T_1K	LAST BUF	DMA ALIG N	DMA MODE					AHB READ YM	DMA RESU ME	DMA STOP	DMA STAR T
Type		RW			RW	RW	RW	RW					RO	WO	Ao	WO
Reset		1	1	0	0	0	0	0					1	0	0	0

Bit(s)	Mnemonic	Name	Description
14:12	BSTSZ	BURST_SIZE	DMA burst size Specifies the maximum transfer bytes allowed at the device per DMA burst. This field cannot be modified when the DMA status is 1. 3'd3: 8 bytes 3'd4: 16 bytes 3'd5: 32 bytes 3'd6: 64 bytes Other: Reserved
11	SPLIT1K	DMA_SPLIT_1K	Specifies split burst when crossing 1K boundry address 1'b0: 1K boundary is not split. 1'b1: 1K boundary is split.
10	LASTBF	LAST_BUF	Last buffer of the basic DMA mode Indicates the last buffer in the basic DMA mode.
9	DMAALIGN	DMA_ALIGN	Specifies address alignment burst size 1'b0: Not DAM burst size alignment 1'b1: DAM burst size alignment
8	DMAMOD	DMA_MODE	DMA operation mode Indicates operation mode of DMA. 1'b0: Basic DMA mode 1'b1: Descriptor base DMA mode
3	READYM	AHB_READYM	Only for debugging when DMA hangs SW checks if AHB bus is ok when GDMA hangs.
2	DMARSM	DMA_RESUME	DMA resume control register Resumes DMA transaction. Read always returns 0.
1	DMASTOP	DMA_STOP	DMA stop control register Stops DMA transaction. When SW issues STOP command, SW must wait for this bit to be de-asserted or DMA inactive to guarantee stop is done.
0	DMASTART	DMA_START	DMA start control register Starts DMA transaction. Read always returns 0.

1123009C DMA_CFG DMA Configuration Register 00000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																DMA CHK SUM 12B
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name			MSDC_ACTIVE_EN			AHB_HPROT_2_EN						LOCK_DISABLE	DMA_DSCP_CS_EN	DMA_STATUS
Type			RW			RW						RW	RW	RU
Reset			0	0		0	0					1	0	0

Bit(s)	Mnemonic	Name	Description
16	DMACHKSUM12B	DMA_CHK_SUM_12 B	Indicates GPD/BD checksum covers 16 bytes or 12 bytes 1'b0: GPD/BD checksum covers 16 bytes. 1'b1: GPD/BD checksum only covers 12 bytes.
13:12	MSDCACTIVEEN	MSDC_ACTIVE_EN	Indicates how to control msdc_active 2'b00: Dynamic control msdc_active 2'b01: msdc_active = 0 2'b10: msdc_active = 1 2'b11: Reserved
9:8	AHBHPROT2EN	AHB_HPROT_2_EN	Determines how to control hprot_2 pin of AHB bus AHB_HPROT_2_EN = 2'b00 and basic DMA mode All the write transfers of a burst will be accessed by bufferable mode except for the last burst of DMA. AHB_HPROT2_2_EN=2'b00 and descriptor DMA mode All the write transfers of a burst will be accessed by bufferable mode except for HW own update transfer. 2'b00: Dynamic control hprot_2 2'b01: hprot_2 = 0 2'b10: hprot_2 = 1
2	LOCKDISABLE	LOCK_DISABLE	Disables lock to improve EMI efficiency 1'b0: Enable AHB lock 1'b1: Disable AHB lock
1	DSCPCSEN	DMA_DSCP_CS_EN	Enables DMA descriptor checksum This bit is used to enable or disable the descriptor checksum validation function for the descriptor. This field cannot be modified when the DMA status is 1.
0	DMASTS	DMA_STATUS	DMA status Indicates the status of DMA. 1'b0: DMA engine is inactive. 1'b1: DMA engine is active.

112300A0 SW_DBG_SEL **MSDC S/W Debug Selection** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBG_SEL															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	SWDBGSEL	DBG_SEL	Selects MSDC debugging Reserved.

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

112300A4 SW_DBG_OUT **MSDC S/W Debug Output Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBG_OUT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBG_OUT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SWDBGO	DBG_OUT	MSDC debug output 32-bit output selected by SW_DBG_SEL register

112300A8 DMA_LENGTH **DMA Length Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	XFER_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	XFER_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	XFSZ	XFER_SIZE	DMA total transfer size Specifies the number of DMA transfer byte required for the movement of source data through DMA. This field is only valid in basic DMA mode.

112300B0 PATCH_BIT0 **MSDC Patch Bit Register 0** **403C000F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EN_MC_DRV_ESP	DETECT_WRC_TMEOUT	SPC_ALWAYS_USH	SDIO_INT_DLY_SEL	SDC_CMD_CMDFAIL_SEL	SDC_CMD_IDRT_SEL	SDC_CFG_WDOD				SDC_CFG_BSYDLY				SDIO_CFG_INT_CSEL	MSDC_BLK_NUM_SEL
Type	RW	RW	RW	RW	RW	RW	RW				RW				RW	RW
Reset	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MSDC_FIFO_DIS						INT_DAT_LATCH_CHK_SEL					DESC_UP_SEL1		DIS_REFLECT_CMDWR_WHEN_BSY	EN_SDC_ODD_8BIT_SUP	

Type	RW							RW		RW		RW	RW	
Reset	0						0	0	0	0	0	1	1	1

Bit(s)	Mnemonic	Name	Description
31	PTCH31	EN_MMC_DRV_RES P	Enables MSDC always drives bus when outputting wake-up response (BREAK) 1'b0: Disable 1'b1: Enable
30	PTCH30	DETECT_WR_CRC_ TIMEOUT	Detects MSDC write data CRC phase timeout 1'b0: Does not detect CRC phase timeout 1'b1: Detect CRC phase timeout
29	PTCH29	SPC_ALWAYS_PUS H	SPC buffer push mechanism 1'b0: Push the buffer only when read transfer is on-going 1'b1: Always push the buffer
28	PTCH28	SDIO_INT_DLY_S EL	Selects SDIO interrupt latch time 1'b0: Latch the data line value in internal SDIO interrupt period 1'b1: Latch the data line value in 1 clock delay of internal SDIO interrupt period
27	PTCH27	SDC_CMD_CMDFAI L_SEL	Selects SDIO interrupt period recovery 1'b0: SDIO interrupt period will re-start after a CMD12 or CMD52 command is issued. 1'b1: SDIO interrupt period whenever DAT line is not busy.
26	PTCH26	SDC_CMD_IDRT_S EL	Selects SD identification response time The register bit indicates if the command has a response with NID (i.e. 5 serial clock cycles as defined in SD memory card Specification Part 1 Physical Layer Specification version 1.0) response time. The register bit is valid only when the command has a response token. Thus, the register bit must be set to 1 for CMD2 (ALL_SEND_CID) and ACMD41 (SD_APP_OP_CMD). 1'b0: Otherwise 1'b1: The command has a response with NID response time.
25:22	PTCH22	SDC_CFG_WDOD	SD write data output delay The period from finish of the response for the initial host write command or the last write data block in a multiple block write operation to the start bit of the next write data block requires at least two serial clock cycles. The register field is used to extend the period (Write Data Output Delay) in unit of one serial clock. 4'b0000: No extension 4'b0001: Extend 1 more serial clock cycle 4'b0010: Extend 2 more serial clock cycles 4'b1111: Extend 15 more serial clock cycles
21:18	PTCH18	SDC_CFG_BSYDLY	SD R1B busy detection mode The register field is only valid for the commands with R1b response. If the command has a response of R1b type, MS/SD controller must monitor the data line o for card busy status from the bit time that is two serial clock cycles after the command end bit to check if operations in SD/MMC Memory Card have finished. The register field is used to expand the time between the command end bit and end of detection period to detect card busy status. If time is up and there is no card busy status on data line o, then the controller will abandon the detection. 4'b0000: No extension

Bit(s)	Mnemonic	Name	Description
17	PTCH17	SDIO_CFG_INTC_SEL	4'b0001: Extend 1 more serial clock cycle 4'b0010: Extend 2 more serial clock cycles 4'b1111: Extend 15 more serial clock cycles Selects SDIO interrupt mode 1'b0: Only when data line [1] = 0 and then trigger SDIO interrupt event 1'b1: Only when data line [3:0] = 4'b1101 and then trigger SDIO interrupt event
16	PTCH16	MSDC_BLKNUM_SEL	Supports ACMD23 reliable/force prog feature 1'b0: Support ACMD23 reliable/force prog feature 1'b1: Does not support ACMD23 reliable/force prog feature
15	PTCH15	MSDC_FIFO_RD_DIS	Disables MSDC RXFIFO read 1'b0: Disable FIFO read permission to RXFIFO in PIO mode 1'b1: Enable FIFO read permission to RXFIFO in PIO mode
9:7	INTCKS	INT_DAT_LATCH_CK_SEL	Selects internal MSDC clock phase Total 8 stages, each stage can delay 1 clock period of msdc_src_ck.
5:4	PTCH02	DESC_UP_SEL1	
2		DIS_REFLECT_CMD_DWR_WHEN_BSY	Enables SD command register write monitor 1'b0: Enable monitor function 1'b1: Disable monitor function
1:0	PTCH01	EN_SDC_ODD_8BIT_SUP	Enables SD odd number support for 8-bit data bus 1'b0: Disable 1'b1: Enable

112300B4 PATCH_BIT1										MSDC Patch Bit Register 1						FFFE0009			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Name	MSDC_SHBFF_CK_EN	MSDC_RCTL_CKE_N	MSDC_WCTL_CKE_N	MSDC_SD_CKEN	MSDC_ACMDC_CKEN	MSDC_VOLD_CKEN	MSDC_PSC_CKEN	MSDC_SPC_CKEN	AHB_DMA_CKEN							ENABLE_SINGLE_BURST			
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW							RW			
Reset	1	1	1	1	1	1	1	1	1							0			
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	RES_TGDMA	RALo	BIAS_EXT_28NM	BIAS_EN1_28NM	BIAS_TUNE_28NM				GET_CRC_MARGIN	GET_BUSY_MARGIN	CMD_RSP_TACNTR			WRDAT_CRCS_TACNTR					
Type	RW	RW	RW	RW	RW				RW	RW	RW			RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1			

Bit(s)	Mnemonic	Name	Description
31	MSHBFFCKEN	MSDC_CK_SHBFF_CKEN	msdc_src_ck clock enable bit for SHBFF 1'b0: Disable 1'b1: Enable
30	MRCTLCKEN	MSDC_CK_RCTL_CKEN	msdc_src_ck clock enable bit for RCTL 1'b0: Disable 1'b1: Enable

Bit(s)	Mnemonic	Name	Description
29	MWCTLCKEN	MSDC_CK_WCTL_C KEN	msdc_src_ck clock enable bit for WCTL 1'bo: Disable 1'b1: Enable
28	MSDCKEN	MSDC_CK_SD_CKE N	msdc_src_ck clock enable bit for SD 1'bo: Disable 1'b1: Enable
27	MACMDCKEN	MSDC_CK_ACMD_C KEN	msdc_src_ck clock enable bit for ACMD 1'bo: Disable 1'b1: Enable
26	MVOLDTCKEN	MSDC_CK_VOLDET _CKEN	msdc_src_ck clock enable bit for VOLDET 1'bo: Disable 1'b1: Enable
25	MPSCCKEN	MSDC_CK_PSC_CK EN	msdc_src_ck clock enable bit for PSC 1'bo: Disable 1'b1: Enable
24	MSPCCKEN	MSDC_CK_SPC_CK EN	msdc_src_ck clock enable bit for SPC 1'bo: Disable 1'b1: Enable
23	HGDMACKEN	AHB_CK_GDMA_CK EN	hclk_ck clock enable bit for GDMA 1'bo: Disable 1'b1: Enable
16	SINGLEBURST	ENABLE_SINGLE_ BURST	AHB bus will not support incr1 burst type in the future. This will only affect AHB bus MSDC design, not AXI bus design. 1'bo: HW will send incr1 burst type. 1'b1: HW will send single burst type instead of incr1 type.
15	RESETGDMA	RESET_GDMA	SW can reset GDMA when design hangs. 1'b1: Reset GDMA 1'bo: Does not reset GDMA
14		RALo	
13	BIAS28Ro	BIAS_EXTBIAS_2 8NM	28NM BIAS controller register 0
12	BIAS28R1	BIAS_EN18IO_28 NM	28NM BIAS controller register 1
11:8	BIAS28R2	BIAS_TUNE_28NM	28NM BIAS controller register 2
7	GETCRCMARGIN	GET_CRC_MARGIN	Adds margin to get CRC status when card resp CRC does not match spec 2 cycle from endbit 1'bo: 8 cycles reserved to get CRC status from write data CRC endbit 1'b1: 16 cycles reserved to get CRC status from write data CRC endbit
6	GETBUSYMARGIN	GET_BUSY_MARGI N	Adds margin to get busy state of datao 1'bo: 1 cycle reserved to get busy state from SRC status endbit 1'b1: 3 cycles reserved to get busy state from SRC status endbit
5:3	CMDTA	CMD_RSP_TA_CNT R	CMD response turn around period Turn around cycle = CMD_RSP_TA_CNTR + 2 In UHS104 mode, this register should be set to 1. In non-UHS104 mode, this register should be set to 0.
2:0	WRTA	WRDAT_CRCS_TA_ CNTR	Write data and CRC status turn around period Turn around cycle = WRDAT_CRCS_TA_CNTR + 2 In UHS104 mode, this register should be set to 1. In non-UHS104 mode, this register should be set to 0.

112300B8 PATCH_BIT2

MSDC Patch Bit Register 2

14801803

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	CRCSTS_LATCH_EN_SEL			CFG_CRCSTS	CFG_CRCSTS_CNT		CFG_CRCSTS_EDGE	CFG_CRCSTS_SEL	POP_EN_CNT					RESP_LATCH_EN_SEL		
Type	RW			RW	RW		RW	RW	RW					RW		
Reset	0	0	0	1	0	1	0	0	1	0	0	0		0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG_RESP	CFG_RESP_CNT			INTC_RES_PSEL		CFG_RDAT	CFG_RDAT_CNT				RESP_WAIT_CNT	SUPPORT_64G	ENHANCE_WAIT_GPD		
Type	RW	RW			RW		RW	RW				RW	RW	RW		
Reset	0	0	0	1	1		0	0	0	0	0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
31:29	CRCSTSENSEL	CRCSTS_LATCH_EN_SEL	Configures latch CRC status enable signal for async FIFO in eMMC45 3'b000: Latch CRC status enable signal does not delay. 3'b001: Latch CRC status enable signal delays 1T msdc_ck. 3'b010: Latch CRC status enable signal delays 2T msdc_ck. 3'b011: Latch CRC status enable signal delays 3T msdc_ck. 3'b111: Latch CRC status enable signal delays 7T msdc_ck.
28	CFGCRCSTS	CFG_CRCSTS	Configures CRC status path selection This setting only uses eMMC4.5 feature. 1'b0: Latch CRC status select delay-line path 1'b1: Latch CRC status select async FIFO path
27:26	CFGCRCSTSCNT	CFG_CRCSTS_CNT	Configures the number of data pushed in async FIFO until starting to pop out data from async FIFO Min. setting: 1. Do not set it to 0. This setting only uses eMMC4.5 feature. 2'b00: Push 0 data in async FIFO when starting to pop out data from async FIFO 2'b01: Push 1 data in async FIFO when starting to pop out data from async FIFO 2'b10: Push 2 data in async FIFO when starting to pop out data from async FIFO 2'b11: Push 3 data in async FIFO when starting to pop out data from async FIFO
25	CFGCRCSTSEEDGE	CFG_CRCSTS_EDGE	Configures to use rising async FIFO or falling async FIFO 1'b0: Async FIFO latch CRC status uses rising async FIFO. 1'b1: Async FIFO latch CRC status uses falling async FIFO.
24		CFG_CRCSTS_SEL	Configures async FIFO path selection 1'b0: Use normal path in async FIFO 1'b1: Use 2DFF path in async FIFO
23:20	POPENCNT	POP_EN_CNT	Pop enable counter Defines how many write pointer and the read pointer margins begin to pop data transfer
18:16	RESPSTSENSEL	RESP_LATCH_EN_SEL	Configures latch CMD response enable signal for async FIFO in eMMC45 3'b000: Latch CMD response enable signal does not delay. 3'b001: Latch CMD response enable signal delays 1T

Bit(s)	Mnemonic	Name	Description
			msdc_ck. 3'b010: Latch CMD response enable signal delays 2T msdc_ck. 3'b011: Latch CMD response enable signal delays 3T msdc_ck. 3'b111: Latch CMD response enable signal delays 7T msdc_ck.
15	CFGRESP	CFG_RESP	Configures CMD response path selection This setting only uses eMMC4.5 feature. 1'b0: Latch CMD response select async FIFO path 1'b1: Latch CMD response select delay-line path
14:12	CFGRESPCNT	CFG_RESP_CNT	Configures the number of data pushed in async FIFO until starting to pop out data from async FIFO Min. setting: 1. Do not set it to 0. This setting only uses eMMC4.5 feature. 3'b000: Push 0 data in async FIFO when starting to pop out data from async FIFO 3'b001: Push 1 data in async FIFO when starting to pop out data from async FIFO 3'b111: Push 7 data in async FIFO when starting to pop out data from async FIFO
11	INTCRESPEL	INTC_RESP_SEL	Configures BREAK command async FIFO path 1'b0: Use normal path in async FIFO 1'b1: Use 2DFF path in async FIFO
9	CFGRDAT	CFG_RDAT	Configures read data path 1'b0: Read data path bypasses delay line 1'b1: Read data path through delay line
8:4	CFGRDATCNT	CFG_RDAT_CNT	Configures read data path delay line
3:2	RESPWAITCNT	RESP_WAIT_CNT	Configures CMD response timeout Timeout cycle = 65T + 16*RESP_WAIT_CNT 2'b00: CMD response timeout is 65T. 2'b01: CMD response timeout is 65T+16*1T. 2'b01: CMD response timeout is 65T+16*2T. 2'b01: CMD response timeout is 65T+16*3T.
1	SUPPORT64G	SUPPORT_64G	Supports high 64G DRAM space access or not 1'b1: Support 64G DRAM access 1'b0: Does not support 64G DRAM access
0	ENHANCEGPD	ENHANCE_WAIT_GPD	If SW clears int when GPD update is not finished, design will hang. Set this bit to 1 to avoid this issue in enhance write mode. 1'b1: Use new HW code for updating GPD in enhance mode 1'b0: Use old HW code

112300Fo DAT RD DLY **MSDC Data Delay Line Register** 00000000
 0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name				DAT0_RD_DLY									DAT1_RD_DLY				
Type				RW									RW				
Reset				0	0	0	0	0				0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name				DAT2_RD_DLY									DAT3_RD_DLY				
Type				RW									RW				

Reset				0	0	0	0	0				0	0	0	0	0
--------------	--	--	--	---	---	---	---	---	--	--	--	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
28:24	DAT0RDDLY	DAT0_RD_DLY	Controls DAT0 pad RX delay line (for MSDC RD) Total 32 stages.
20:16	DAT1RDDLY	DAT1_RD_DLY	Controls DAT1 pad RX delay line (for MSDC RD) Total 32 stages.
12:8	DAT2RDDLY	DAT2_RD_DLY	Controls DAT2 pad RX delay line (for MSDC RD) Total 32 stages.
4:0	DAT3RDDLY	DAT3_RD_DLY	Controls DAT3 pad RX delay line (for MSDC RD) Total 32 stages.

112300F4 DAT RD DLY **MSDC Data Delay Line Register** **00000000**

1 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DAT4_RD_DLY										RALo	DAT5_RD_DLY				
Type	RO										RW	RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RAL1	RAL2	DAT6_RD_DLY					DAT7_RD_DLY								
Type	RO	RW	RW					RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:22	DAT4RDDLY	DAT4_RD_DLY	Controls DAT4 pad RX delay line (for MSDC RD) Total 32 stages.
21		RALo	
20:16	DAT5RDDLY	DAT5_RD_DLY	Controls DAT5 pad RX delay line (for MSDC RD) Total 32 stages.
15:14		RAL1	
13		RAL2	
12:8	DAT6RDDLY	DAT6_RD_DLY	Controls DAT6 pad RX delay line (for MSDC RD) Total 32 stages.
7:0	DAT7RDDLY	DAT7_RD_DLY	Controls DAT7 pad RX delay line (for MSDC RD) Total 32 stages.

112300F8 HW DBG SEL **MSDC H/W Debug Selection** **00000000**

Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RALo		HW_DBG3_SEL					RAL1			HW_DBG2_SEL					
Type	RO		RW					RO			RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RAL2		HW_DBG1_SEL					RAL3			HW_DBG0_SEL					
Type	RO		RW					RO			RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:29	DBGWSEL	RAL0	Selects HW debug output for wrapper 0: Original debug pins 1: Wrapper debug pins
28:24	DBG3SEL	HW_DBG3_SEL	Selects HW debug output
23:21		RAL1	
20:16	DBG2SEL	HW_DBG2_SEL	Selects HW debug output
15:13		RAL2	
12:8	DBG1SEL	HW_DBG1_SEL	Selects HW debug output
7:5		RAL3	
4:0	DBG0SEL	HW_DBG0_SEL	Selects HW debug output

11230100 MAIN_VER **MSDC Main Version Register** **20140512**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAIN_VER															
Type	RO															
Reset	0	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAIN_VER															
Type	RO															
Reset	0	0	0	0	0	1	0	1	0	0	0	1	0	0	1	0

Bit(s)	Mnemonic	Name	Description
31:0	MAINVER	MAIN_VER	Main version

11230104 ECO_VER **MSDC ECO Version Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ECO_VER															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ECO_VER															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ECOVER	ECO_VER	ECO version

11230180 EMMC50_PAD **MSDC eMMC5.0 CLK PAD** **00000000**
CTLo **Control Register 0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name																
Type																
Reset																

Bit(s) Name	Description
--------------------	--------------------

11230184 EMMC5.0 PAD DS CTL0 **MSDC eMMC5.0 DS PAD Control Register 0** 0000001C

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
--------------------	--------------------

11230188 EMMC5.0 PAD DS TUNE **MSDC eMMC5.0 DS Pad Tuning Register** 00014015

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
--------------------	--------------------

1123018C EMMC5.0 PAD CMD TUNE **MSDC eMMC5.0 CMD Pad Tuning Register** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
--------------------	--------------------

Bit(s) Name	Description
11230190 <u>EMMC50_PAD</u> <u>DAT01_TUN</u> E	MSDC eMMC5.0 DAT0/1 Pad Tuning Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
11230194 <u>EMMC50_PAD</u> <u>DAT23_TUN</u> E	MSDC eMMC5.0 DAT2/3 Pad Tuning Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
11230198 <u>EMMC50_PAD</u> <u>DAT45_TUN</u> E	MSDC eMMC5.0 DAT4/5 Pad Tuning Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
1123019C <u>EMMC50_PAD</u> <u>DAT67_TUN</u>	MSDC eMMC5.0 DAT6/7 Pad Tuning Register 00000000

E

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

11230204 EMMC51_CFG eMMC51 Configuration Register 1A86A000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CMDQ_CMD_ENABLE										RDAT_CNT					
Type	RW										RW					
Reset	0	0	0	1	1	0	1	0	1	0	0	0	0	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RDAT_CNT				RALo		RAL1		WDAT_CNT						CMDQ_EN	
Type	RW				RW		RW		RW						RW	
Reset	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:22	CMDQCMDEN	CMDQ_CMD_ENABLE	Configures CMD queue enable type 1'0: Enable CMD queue for cmd13, cmd44, cmd45 1'b1: Enable CMD queue for all cmd
21:12	RDATCNT	RDAT_CNT	Read data counter threshold for CMD queue
11:10		RALo	
9:7		RAL1	
6:1	WDATCNT	WDAT_CNT	Write data counter threshold for CMD queue
0	CMDQEN	CMDQ_EN	Enables CMD queue

11230208 EMMC50_CFG eMMC50 Configuration Register 02E889E2

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				MSDC_RD_VALI D_SEL	MSDC_WR_VALI D_SEL	MSDC_RD_VALI D	MSDC_WR_VALI D	EMMC_50_M ON_SEL	READ_DAT_CNT				ENDBIT_CNT			
Type				RW	RW	RU	RU	RW	RW				RW			
Reset				0	0	0	1	0	1	1	1	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ENDBIT_CNT				CMD_EDGE_SEL	CMD_RESP_SEL	END_BIT_CHK_CNT				CRC_STS_SEL	CRC_STS_EDGE	CRC_STS_CNT	PAD_CMD_LATC H_CHK		
Type	RW				RW	RW	RW				RW	RW	RW	RW		
Reset	1	0	0	0	1	0	0	1	1	1	1	0	0	0	1	0

Bit(s)	Mnemonic	Name	Description
28	RDVALIDSEL	MSDC_RD_VALID_SEL	
27	WRVALIDSEL	MSDC_WR_VALID_SEL	
26	MSDCRDVALID	MSDC_RD_VALID	For eMMC5.0 spec, the host cannot stop pad CLK in one block transfer, so the host should have the whole block len data in FIFO when the host is to transfer data to device. 1'b0: SD FIFO is not valid to read for writing device. 1'b1: SD FIFO is valid to read for writing device.
25	MSDCWRVALID	MSDC_WR_VALID	For eMMC5.0 spec, the host cannot stop pad CLK in one block transfer, so the host should have enough space for storing a block len data read from device. 0: SD FIFO is not valid for reading data from device. 1: SD FIFO is valid for reading data from device.
24	EMMC5.0MONSEL	EMMC5.0_MON_SEL	Set this bit to 1 to debug eMMC5.0 signals. 0: Select eMMC5.0 debug signals to debug pin 1: Does not select eMMC5.0 debug signals to debug pins
23:21	READDATCNT	READ_DAT_CNT	Decides to latch how many data in RCLK domain switch pop condition
20:11	ENDBITCNT	ENDBIT_CNT	Sets up endbit check value in RCLK domain
10	CMDEDGESEL	CMD_EDGE_SEL	Selects CMD response edge 1'b0: CMD response from RCLK rising edge latch 1'b1: CMD response from RCLK falling edge latch
9	CMDRESPSEL	CMD_RESP_SEL	Selects CMD response output 1'b0: CMD response from delay line; same as eMMC4.5 spec design 1'b1: CMD response from FIFO; this is design for eMMC5.0 spec
8:5	END_BITCHKCNT	END_BIT_CHK_CNT	Decides how many cycles to check device busy status after CRC status
4	CRCSTSEL	CRC_STS_SEL	Selects CRC status output 1'b0: CRC status data from 2-DFF, before eMMC5.0 is used 1'b1: CRC status data from FIFO. eMMC5.0 is used.
3	CRCSTSEEDGE	CRC_STS_EDGE	In HS400 mode, selects CRC status data psh 1'b0: In HS400 mode, select rising edge CRC status data psh 1'b1: In HS400 mode, select falling edge CRC status data psh
2:1	CRCSTSCNT	CRC_STS_CNT	
0	PADLATCK	PAD_CMD_LATCH_CK	In HS400 modes, selects pad CMD latch clock 1'b0: Select internal clock as pad CMD latch clock in HS400 mode 1'b1: Select DS (RCLK) as pad CMD latch clock in HS400 mode

1123020C EMMC5.0_CFG
eMMC5.0 Configuration Register
0100070C

Bit	1			1												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	reserveo			DS_CFG	PSH_PS_SEL	PSH_CNT			EMMC5.0_DEBUG_SEL							
Type	RW			RW	RW	RW			RW							
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WAIT_8_CLK_CNT				RD_DAT_STOP	LATCH_CK_SWITCH_CNT			WR_PTR_MARGIN							
Type	RW				RW	RW			RW							
Reset	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	0

Bit(s)	Mnemonic	Name	Description
31:29		reserve0	Reserved for backup2
28	DSCFG	DS_CFG	Defines whether to mask redundant DS clock 1'b0: Mask redundant DS clock 1'b1: Does not mask redundant DS clock
27	PSHPSEL	PSH_PS_SEL	Defines using rising or falling edge push pulse 1'b0: Rising edge pulse 1'b1: Falling edge pulse
26:24	PSHCNT	PSH_CNT	Defines how many push cnt start sync pop pulse to pop data
23:16	EMMC50DEBUGSEL	EMMC50_DEBUG_SEL	Selects eMMC50 debug signal out
15:12	WAIT8CLKCNT	WAIT_8_CLK_CNT	Configures 8 clock counter
11	RDATSTOP	RD_DAT_STOP	Selects eMMC50 read data stop signals 1'b0: Select rising signal 1'b1: Select falling signal
10:8	CKSWITCHCNT	LATCH_CK_SWITCH_CNT	After CRC status sets up latchclock switch counter
7:0	WRPTRMARGIN	WR_PTR_MARGIN	Write pointer margin

1123021C EMMC50_CFG
2

AHB2AXI Wrapper Control
Register

oFoC0000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

11230220 EMMC50_CFG
3

oF28A3C1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

11230224 EMMC50_CFG **0001001E**
4

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

11230228 EMMC50_BLO **00000080**
CK_LENGTH

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

Module name: MSDC1 Base address: (+11240000h)

Address	Name	Width	Register Function
11240000	<u>MSDC_CFG</u>	32	MSDC Configuration Register
11240004	<u>MSDC_IOCON</u>	32	MSDC IO Configuration Register
11240008	<u>MSDC_PS</u>	32	MSDC Pin Status Register
1124000C	<u>MSDC_INT</u>	32	MSDC Interrupt Register
11240010	<u>MSDC_INTEN</u>	32	MSDC Interrupt Enable Register
11240014	<u>MSDC_FIFOCS</u>	32	MSDC FIFO Control and Status Register
11240018	<u>MSDC_TXDATA</u>	32	MSDC TX Data Port Register
1124001C	<u>MSDC_RXDATA</u>	32	MSDC RX Data Port Register
11240030	<u>SDC_CFG</u>	32	SD Configuration Register
11240034	<u>SDC_CMD</u>	32	SD Command Register
11240038	<u>SDC_ARG</u>	32	SD Argument Register
1124003C	<u>SDC_STS</u>	32	SD Status Register
11240040	<u>SDC_RESPo</u>	32	SD Response Register 0

Address	Name	Width	Register Function
11240044	<u>SDC RESP₁</u>	32	SD Response Register 1
11240048	<u>SDC RESP₂</u>	32	SD Response Register 2
1124004C	<u>SDC RESP₃</u>	32	SD Response Register 3
11240050	<u>SDC BLK NUM</u>	32	SD Block Number Register
11240054	<u>SDC VOL CHG</u>	32	SD Voltage Change Wait Time Register
11240058	<u>SDC CSTS</u>	32	SD Card Status Register
1124005C	<u>SDC CSTS EN</u>	32	SD Card Status Enable Register
11240060	<u>SDC DATCRC STS</u>	32	SD Card Data CRC Status Register
11240070	<u>EMMC CFG₀</u>	32	EMMC Configuration Register 0
11240074	<u>EMMC CFG₁</u>	32	EMMC Configuration Register 1
11240078	<u>EMMC STS</u>	32	EMMC Status Register
1124007C	<u>EMMC IOCON</u>	32	EMMC IO Control Register
11240080	<u>SD ACMD RESP</u>	32	SD ACMD Response Register
11240084	<u>SD ACMD₁₉ TRG</u>	32	SD ACMD ₁₉ Target Register
11240088	<u>SD ACMD₁₉ STS</u>	32	SD ACMD ₁₉ Status Register
1124008C	<u>DMA SA HIGH₄BIT</u>	32	DMA Current Address Register of High 4 Bits
11240090	<u>DMA SA</u>	32	DMA Start Address Register
11240094	<u>DMA CA</u>	32	DMA Current Address Register
11240098	<u>DMA CTRL</u>	32	DMA Control Register
1124009C	<u>DMA CFG</u>	32	DMA Configuration Register
112400A0	<u>SW DBG SEL</u>	32	MSDC S/W Debug Selection Register
112400A4	<u>SW DBG OUT</u>	32	MSDC S/W Debug Output Register
112400A8	<u>DMA LENGTH</u>	32	DMA Length Register
112400B0	<u>PATCH BIT₀</u>	32	MSDC Patch Bit Register 0
112400B4	<u>PATCH BIT₁</u>	32	MSDC Patch Bit Register 1
112400B8	<u>PATCH BIT₂</u>	32	MSDC Patch Bit Register 2
112400C0	<u>DAT₀ TUNE CRC</u>	32	DAT ₀ Tune Result Register
112400C4	<u>DAT₁ TUNE CRC</u>	32	DAT ₁ Tune Result Register
112400C8	<u>DAT₂ TUNE CRC</u>	32	DAT ₂ Tune Result Register
112400CC	<u>DAT₃ TUNE CRC</u>	32	DAT ₃ Tune Result Register
112400D0	<u>CMD TUNE CRC</u>	32	CMD Tune Result Register
112400D4	<u>SDIO TUNE WIND</u>	32	SDIO Tune Window Register 0
112400F0	<u>DAT RD DLY₀</u>	32	MSDC Data Delay Line Register 0
112400F4	<u>DAT RD DLY₁</u>	32	MSDC Data Delay Line Register 1
112400F8	<u>HW DBG SEL</u>	32	MSDC H/W Debug Selection Register
11240100	<u>MAIN VER</u>	32	MSDC Main Version Register
11240104	<u>ECO VER</u>	32	MSDC ECO Version Register

11240000 MSDC_CFG													MSDC Configuration Register				02000099			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Name													CARD CK_D IV							
Type													RW							
Reset													0	0	0	0				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

Name	CARD_CK_DIV									CARD_CK_STABLE			CARD_CK_DRV_EN	PIO_MODE	RST	CARD_CK_PWDN	MSDC
Type	RW									RU			RW	RW	Ao	RW	RW
Reset	0	0	0	0	0	0	0	0	0	1			1	1	0	0	1

Bit(s)	Mnemonic	Name	Description
19:8	CCKDIV	CARD_CK_DIV	<p>MS/SD card clock divider Controls clock frequency of serial clock on MS/SD bus. Refer to "Data Line Latching Timing Diagram" and "Response Latching Timing Diagram". For non-DDR mode, msdc_ck equals SD bus clock. (Example: For SDR25 or HS, msdc_ck and SD bus clock will be 50MHz.) For DDR mode, msdc_ck denotes the MSDC internal clock which will be doubled to SD bus clock. (Example: For DDR50, msdc_ck should be set to 100MHz, and bus clock will be 50MHz.)</p> <p>8'b00000000: msdc_ck = (1/2)*msdc_src_ck 8'b00000001: msdc_ck = [1/(4*1)]*msdc_src_ck 8'b00000010: msdc_ck = [1/(4*2)]*msdc_src_ck 8'b00000011: msdc_ck = [1/(4*3)]*msdc_src_ck 8'b00010000: msdc_ck = [1/(4*16)]*msdc_src_ck 8'b11111111: msdc_ck = [1/(4*255)]*msdc_src_ck</p>
7	CCKSB	CARD_CK_STABLE	<p>MS/SD card clock is stable or not After programming CARD_CK_MODE or CARD_CK_DIV, this bit will immediately become 0 and return to 1 if stable. Poll this register to ensure safety control of MSDC.</p> <p>1'bo: Clock output is not stable. 1'b1: Clock output is stable.</p>
4	CCKDRVE	CARD_CK_DRV_EN	<p>SD/MS card bus clock drive enable bit Set this bit to 1 to enable MSDC bus clock driver. The default bus state depends on MSDC_CFG[1] CARD_CK_PWDN bit.</p> <p>If MSDC_CFG[1] CARD_CK_PWDN= 1, the default clock state will be free running. If MSDC_CFG[1] CARD_CK_PWDN = 0, the default clock state will be gated to 0.</p> <p>Set this bit to 0 to put the bus state into "tri-state". Default: 1 1'bo: Put the clock pad into tri-state 1'b1: Enable MSDC to drive clock pad; the state of CLK depends on MSDC_CFG[1] CARD_CK_PWDN.</p>
3	PIO	PIO_MODE	<p>MS/SD PIO mode Selects PIO mode Default: PIO mode 1'bo: DMA mode 1'b1: PIO mode</p>
2	RST	RST	<p>Software reset Writing 1 to this register will cause internal synchronous reset of MS/SD controller, and it will not reset register settings and DMA controller. The reset sequence is done when this bit becomes 0. SW should wait this bit to return to 0 after writing 1. 1'bo: MS/SD controller is not in reset state. 1'b1: MS/SD controller is in reset state.</p>
1	CCKPD	CARD_CK_PWDN	<p>MSDC bus clock power-down mode Controls card clock power-down mode.</p>

Bit(s)	Mnemonic	Name	Description
0	MSDC	MSDC	<p>1'bo: Clock is gated to 0 if no command or data is transmitted.</p> <p>1'b1: Clock is free running even if no command or data is transmitted. (The clock may still be stopped when MSDC write data are not enough or no space for the next read data.)</p> <p>Selects MS/SD mode</p> <p>Configures the controller as the host of memory stick or as the host of SD/MMC memory card. The default value is configuring the controller as the host of memory stick.</p> <p>1'bo: Configure the controller as the host of memory stick</p> <p>1'b1: Configure the controller as the host of SD/MMC memory card</p>

11240004 MSDC IOCON MSDC IO Configuration Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									R_D7_SMP_L	R_D6_SMP_L	R_D5_SMP_L	R_D4_SMP_L	R_D3_SMP_L	R_D2_SMP_L	R_D1_SMP_L	R_Do_SMP_L
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			W_D3_SMP_L	W_D2_SMP_L	W_D1_SMP_L	W_Do_SMP_L	W_D_SMP_SEL	W_D_SMP_L			R_D_SMP_SEL		D_DL_YLIN_E_SEL	R_D_SMP_L	R_SM_PL	SDR1_o4_CLK_SEL
Type			RW	RW	RW	RW	RW	RW			RW		RW	RW	RW	RW
Reset			0	0	0	0	0	0			0		0	0	0	0

Bit(s)	Mnemonic	Name	Description
23	RD7SPL	R_D7_SMP_L	<p>Selects read data 7 sample</p> <p>This bit is only valid when bit 5 is on.</p> <p>1'bo: Sample read data by external bus clock rising edge</p> <p>1'b1: Sample read data by external bus clock falling edge</p>
22	RD6SPL	R_D6_SMP_L	<p>Selects read data 6 sample</p> <p>This bit is only valid when bit 5 is on.</p> <p>1'bo: Sample read data by external bus clock rising edge</p> <p>1'b1: Sample read data by external bus clock falling edge</p>
21	RD5SPL	R_D5_SMP_L	<p>Selects read data 5 sample</p> <p>This bit is only valid when bit 5 is on.</p> <p>1'bo: Sample read data by external bus clock rising edge</p> <p>1'b1: Sample read data by external bus clock falling edge</p>
20	RD4SPL	R_D4_SMP_L	<p>Selects read data 4 sample</p> <p>This bit is only valid when bit 5 is on.</p> <p>1'bo: Sample read data by external bus clock rising edge</p> <p>1'b1: Sample read data by external bus clock falling edge</p>
19	RD3SPL	R_D3_SMP_L	<p>Selects read data 3 sample</p> <p>This bit is only valid when bit 5 is on.</p> <p>1'bo: Sample read data by external bus clock rising edge</p> <p>1'b1: Sample read data by external bus clock falling edge</p>
18	RD2SPL	R_D2_SMP_L	<p>Selects read data 2 sample</p> <p>This bit is only valid when bit 5 is on.</p> <p>1'bo: Sample read data by external bus clock rising edge</p> <p>1'b1: Sample read data by external bus clock falling edge</p>

Bit(s)	Mnemonic	Name	Description
17	RD1SPL	R_D1_SMPL	Selects read data 1 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
16	RDoSPL	R_Do_SMPL	Selects read data 0 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
13	WD3SPL	W_D3_SMPL	Selects SDIO interrupt sample This bit is only valid when bit 9 is on. 1'bo: Sample SDIO interrupt by external bus clock rising edge 1'b1: Sample SDIO interrupt by external bus clock falling edge
12	WD2SPL	W_D2_SMPL	Selects SDIO interrupt sample This bit is only valid when bit 9 is on. 1'bo: Sample SDIO interrupt by external bus clock rising edge 1'b1: Sample SDIO interrupt by external bus clock falling edge
11	WD1SPL	W_D1_SMPL	Selects SDIO interrupt sample This bit is only valid when bit 9 is on. 1'bo: Sample SDIO interrupt by external bus clock rising edge 1'b1: Sample SDIO interrupt by external bus clock falling edge
10	WDoSPL	W_Do_SMPL	Selects CRC status and SDIO interrupt sample This bit is only valid when bit 9 is on. 1'bo: Sample CRC Status and SDIO interrupt by external bus clock rising edge 1'b1: Sample CRC Status and SDIO interrupt by external bus clock falling edge
9	WDSPLSEL	W_D_SMPL_SEL	Selects data line rising/falling latch fine-tuning in write transaction 1'bo: All data line share one value indicated by MSDC_IOCON.W_D_SMPL 1'b1: Each data line has its own selection value indicated by Data line 0: MSDC_IOCON.W_Do_SMPL Data line 1: MSDC_IOCON.W_D1_SMPL Data line 2: MSDC_IOCON.W_D2_SMPL Data line 3: MSDC_IOCON.W_D3_SMPL
8	WDSPL	W_D_SMPL	Selects CRC status and SDIO interrupt sample 1'bo: Sample CRC status and SDIO interrupt by external bus clock rising edge 1'b1: Sample CRC status and SDIO interrupt by external bus clock falling edge
5	RDSPLSEL	R_D_SMPL_SEL	Selects data line rising/falling latch fine-tuning in read transaction 1'bo: All data line share one value indicated by MSDC_IOCON.R_D_SMPL 1'b1: Each data line has its own selection value indicated by Data line 0: MSDC_IOCON.R_Do_SMPL Data line 1: MSDC_IOCON.R_D1_SMPL Data line 2: MSDC_IOCON.R_D2_SMPL Data line 3: MSDC_IOCON.R_D3_SMPL Data line 4: MSDC_IOCON.R_D4_SMPL Data line 5: MSDC_IOCON.R_D5_SMPL

Bit(s)	Mnemonic	Name	Description
3	DDLSEL	D_DLYLINE_SEL	Data line 6: MSDC_IOCON.R_D6_SMPL Data line 7: MSDC_IOCON.R_D7_SMPL Selects data line delay line fine-tuning 1'b0: All data line share one delay selection value indicated by PAD_TUNE.PAD_DAT_RD_RXDLY 1'b1: Each data line has its own delay selection value indicated by Data line 0: DAT_RD_DLY0.DAT0_RD_DLY Data line 1: DAT_RD_DLY0.DAT1_RD_DLY Data line 2: DAT_RD_DLY0.DAT2_RD_DLY Data line 3: DAT_RD_DLY0.DAT3_RD_DLY Data line 4: DAT_RD_DLY1.DAT4_RD_DLY Data line 5: DAT_RD_DLY1.DAT5_RD_DLY Data line 6: DAT_RD_DLY1.DAT6_RD_DLY Data line 7: DAT_RD_DLY1.DAT7_RD_DLY
2	RDSPL	R_D_SMPL	Selects read data sample 1'b0: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
1	RSPL	R_SMPL	Selects command response sample 1'b0: Sample response by external bus clock rising edge 1'b1: Sample response by external bus clock falling edge
0	SDR104CKS	SDR104_CLK_SEL	SDR104 SCLK output clock control Only used when MSDC_CFG[17:16] CARD_CK_MODE is 2'b01. 1'b0: Bus clock output equals inverted msdc_src_ck 1'b1: Bus clock output equals msdc_src_ck

11240008 MSDC_PS **MSDC Pin Status Register** **81FF0002**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	SD_WP							CMD	DAT							
Type	RU							RU	RU							
Reset	1							1	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CDDEBOUNCE														CDSTS	CDEN
Type	RW														RU	RW
Reset	0	0	0	0											1	0

Bit(s)	Mnemonic	Name	Description
31	SDWP	SD_WP	Write Protection switch status on SD memory card Shows the status of Write Protection switch on SD memory card. There is no default reset value. The pin WP (Write Protection) is only useful when the controller is configured for SD memory card. 1'b0: Write Protection switch on. Memory card is desired to be write-protected. 1'b1: Write Protection switch off. Memory card is writable.
24	CMD	CMD	Command line status Reflects the command line value of MSDC bus.
23:16	DAT	DAT	Data line status Reflects the data line value of MSDC bus (8-bit).

Bit(s)	Mnemonic	Name	Description
15:12	CDDDBCE	CDDEBOUNCE	Card detection de-bounce timer Specifies time interval for card detection de-bounce. Default value: 0, meaning the de-bounce interval is one 32kHz cycle. The interval will extend one cycle time of 32kHz by increasing the counter by 1.
1	CDSTS	CDSTS	Card detection status 1'b1: Card detection pin status is logic high.
0	CDEN	CDEN	Enables card detection Controls card detection circuit. 1'bo: Disable card detection 1'b1: Enable card detection

1124000C MSDC_INT MSDC Interrupt Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													DMA_PROTECT	GPD_CS_ERR	BD_CS_ERR	
Type													W1C	W1C	W1C	
Reset													0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SD_DATA_CRCERR	SD_DATTO	DMA_XFER_DONE	SD_XFER_COMPLETE	SD_CSTS	SD_RESP_CRCERR	SD_CMDTO	SD_CMDRDY		DMA_QEMPTY	SD_AUTOCMD_CRCERR	SD_AUTOCMD_CMDTO	SD_AUTOCMD_MDRDY		MSDC_CDS_C	MMC_IRQ
Type	W1C	W1C	W1C	W1C	RU	W1C	W1C	W1C		W1C	W1C	W1C	W1C		W1C	W1C
Reset	0	0	0	0	0	0	0	0		0	0	0	0		0	0

Bit(s)	Mnemonic	Name	Description
19	DMAPROTECT	DMA_PROTECT	There is write operation to DMA start address, length, start bit or the last buf bit.
18	GPDCSERR	GPD_CS_ERR	GPD checksum error detected
17	BDCSERR	BD_CS_ERR	BD checksum error detected
15	SDDCRCERR	SD_DATA_CRCERR	SD data CRC error interrupt Indicates MS/SD controller detects a CRC error after reading a block of data from the DAT line or SD/MMC signals a CRC error after writing a block of data to the DAT line. 1'bo: Otherwise 1'b1: MS/SD controller detects a CRC error after reading a block of data from the DAT line or SD/MMC signals a CRC error after writing a block of data to the DAT line.
14	SDDTO	SD_DATTO	SD data timeout interrupt Indicates SD/MMC controller detects a timeout condition while waiting for data token on the DAT line. This bit is for both data read and data write. For SD data read, timeout will occur when the read data are not presented. For SD data write, timeout will occur when the write data CRC status is not presented if PATCH_BIT[30] DETECT_WR_CRC_TIMEOUT = 1. 1'bo: Otherwise 1'b1: SD/MMC controller detects a timeout condition while waiting for data token on the DAT line.
13	DMAFDNE	DMA_XFER_DONE	DMA transfer done interrupt

Bit(s)	Mnemonic	Name	Description
			Indicates status of data block transfer. 1'bo: Otherwise 1'b1: A data block is successfully transferred.
12	SDXFCPL	SD_XFER_COMPLETE	SD data transfer completed interrupt Indicates transaction which contains data that are completed. While performing tuning procedure (Execute Tuning is set to 1), SD_XFER_COMPLETE is not set to 1.
11	SDCSTS	SD_CSTS	SD CSTA update interrupt Indicates any bit in register SDC_CSTA is active. The register bit will be set to 1. SW should clear SDC_CSTA, and this bit will be de-asserted automatically. 1'bo: No SD memory card interrupt 1'b1: SD memory card interrupt exists.
10	SDRCRCER	SD_RESP_CRCERR	SD command CRC error interrupt Indicates SD/MMC controller detects a CRC error after reading a response from the CMD line. 1'bo: Otherwise 1'b1: SD/MMC controller detects a CRC error after reading a response from the CMD line.
9	SDCTO	SD_CMDTO	SD command timeout interrupt Indicates SD/MMC controller detects a timeout condition while waiting for a response on the CMD line. 1'bo: Otherwise 1'b1: SD/MMC controller detects a timeout condition while waiting for a response on the CMD line.
8	SDCRDY	SD_CMDRDY	SD command ready interrupt For the command without response, the register bit will be 1 once the command is completed on SD/MMC bus. For command with response without busy, the register bit will be 1 whenever the command is issued onto SD/MMC bus and its corresponding response is received without CRC error. For command with response with busy in DATo, the register bit will be 1 whenever the command is issued onto SD/MMC bus and its corresponding response is received without CRC error and the DATo transitioned from busy to idle. 1'bo: Otherwise 1'b1: Command finished successfully without a CRC error
6	DMAQEPTY	DMA_Q_EMPTY	DMA queue empty interrupt Indicates the current DMA queue is empty. Only for descriptor mode and enhance mode.
5	SDACDRRCER	SD_AUTOCMD_RESP_CRCERR	SD auto command CRC error interrupt Set when detecting a CRC error in the auto command response.
4	SDACDCTO	SD_AUTOCMD_CMDTO	SD auto command timeout interrupt Set if no response is returned within a specified cycles (64T in spec) from the end bit of auto command.
3	SDACDCRDY	SD_AUTOCMD_CMDRDY	SD auto command ready interrupt Set if auto command is executed without CRC error or timeout.
1	MSDCCDSC	MSDC_CDSC	MSDC card detection status change interrupt Indicates if any interrupt for memory card insertion/removal exists. Whenever memory card is inserted or removed and card detection circuit is enabled, i.e. register bit CDEN in register MSDC_PS is set to 1, the register bit will be set to 1. It will be reset when the register is read. 1'bo: Otherwise

Bit(s)	Mnemonic	Name	Description
0	MMCIQ	MMC_IRQ	1'b1: Card is inserted or removed. MMC card interrupt 1'bo: Otherwise 1'b1: MMC card interrupt event occurs.

11240010 **MSDC_INTEN** **MSDC Interrupt Enable Register** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													EN_DMA_PROTECT	EN_GPD_CS_ERR	EN_BD_CS_ERR	
Type													RW	RW	RW	
Reset													0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EN_SD_DATA_CRCERR	EN_SD_DATA_TIMEOUT	EN_SD_DMA_XFER_DONE	EN_SD_DMA_XFER_COMPLETED	EN_SD_CSTA	EN_SD_RESP_CRCERR	EN_SD_CMDTIMEOUT	EN_SD_CMDDRDY	EN_SD_IOIRQ	EN_DMA_EMPTY	EN_SDCRCERR	EN_SDCMDTIMEOUT	EN_SDCMDRDY		EN_SDCDSC	EN_SDCMCIRQ
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		RW	RW
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0

Bit(s)	Mnemonic	Name	Description
19	ENDMAPROTECT	EN_DMA_PROTECT	Enables DMA protection interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
18	ENGPDCSERR	EN_GPD_CS_ERR	Enables GPD checksum error interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
17	ENBDCSERR	EN_BD_CS_ERR	Enables BD checksum error interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
15	ENSDDCRCERR	EN_SD_DATA_CRCERR	Enables SD data CRC error interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
14	ENSDDTO	EN_SD_DATTO	Enables SD data timeout interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
13	ENDMAXFDNE	EN_SD_DMA_XFER_DONE	Enables DMA transfer done interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
12	ENSDFCPL	EN_SD_XFER_COMPLETED	Enables SD data transfer completed interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
11	ENSDCSTA	EN_SD_CSTA	Enables SD CSTA update interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
10	ENSDFCERR	EN_SD_RESP_CRCERR	Enables SD command CRC error interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt
9	ENSDFCTO	EN_SD_CMDTO	Enables SD command timeout interrupt 1'bo: Disable interrupt

Bit(s)	Mnemonic	Name	Description
8	ENSDCRDY	EN_SD_CMDRDY	1'b1: Enable interrupt Enables SD command ready interrupt 1'b0: Disable interrupt
7	ENSDIOIRQ	EN_SD_SDIOIRQ	1'b1: Enable interrupt Enables SD SDIO interrupt 1'b0: Disable interrupt
6	ENDMAQEPTY	EN_DMA_Q_EMPTY	1'b1: Enable interrupt Enables DMA queue empty interrupt 1'b0: Disable interrupt
5	ENSDACDRRCRER	EN_SD_AUTOCMD_RESP_CRCERR	1'b1: Enable interrupt Enables SD auto command CRC error interrupt 1'b0: Disable interrupt
4	ENSDACDCTO	EN_SD_AUTOCMD_CMDTO	1'b1: Enable interrupt Enables SD auto command timeout interrupt 1'b0: Disable interrupt
3	ENSDACDCRDY	EN_AUTOCMD_CMDRDY	1'b1: Enable interrupt Enables SD auto command ready interrupt 1'b0: Disable interrupt
1	ENMSDCCDSC	EN_MSDC_CDSC	1'b1: Enable interrupt Enables MSDC card detection status change interrupt 1'b0: Disable interrupt
0	ENMMCIRQ	EN_MMC_IRQ	1'b1: Enable interrupt Enables MMC card interrupt 1'b0: Disable interrupt

11240014 MSDC FIFOC **MSDC FIFO Control and Status** 00000000
S Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FIFO CLR								TXFIFO CNT							
Type	Ao								RU							
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXFIFO CNT							
Type									RU							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	FIFOCLR	FIFOCLR	Clears embedded FIFO Write 1 to this bit to clear FIFO. It will become 0 when FIFO is cleared. SW needs to check this bit to make sure clearing FIFO sequence is done. This bit can be used when the data read/write sequence has error and needs to clear HW FIFO.
23:16	TXFIFOCNT	TXFIFOCNT	TX FIFO count for MSDC write 8'd0: No data in FIFO 8'd1: 1-byte data in FIFO 8'd2: 2-byte data in FIFO 8'd131: Max. 131-byte data in FIFO Others: Reserved

Bit(s)	Mnemonic	Name	Description
7:0	RXFIFOCNT	RXFIFOCNT	RX FIFO count for MSDC read 8'd0: No data in FIFO 8'd1: 1-byte data in FIFO 8'd2: 2-byte data in FIFO 8'd131: Max. 131-byte data in FIFO Others: Reserved

11240018 MSDC TXDAT **MSDC TX Data Port Register** **00000000**
A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PIO_TXDATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PIO_TXDATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	PIOTXDATA	PIO_TXDATA	PIO mode TXDATA port This register can be accessed by byte, half-word or word. This port can only be accessed in PIO mode. Otherwise, the transaction will be discarded.

1124001C MSDC RXDAT **MSDC RX Data Port Register** **00000000**
A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PIO_RXDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PIO_RXDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	PIORXDATA	PIO_RXDATA	PIO mode RXDATA port This register can be accessed by byte, half-word or word. This port can only be accessed in PIO mode. Otherwise, the transaction will be discarded.

11240030 SDC CFG **SD Configuration Register** **00100000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DIOC										INT_AT_B LOCK GAP	SDIO INT DET EN	SDIO		BUSW IDTH	
Type	RW											RW	RW	RW		RW
Reset	0	0	0	0	0	0	0	0	0			0	1	0		0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															WAKEUP_INS_EN	WAKEUP_SDIOINT_EN
Type															RW	RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
31:24	DTOC	DTOC	<p>Data timeout counter The period from the end of the initial host read command or the last read data block in a multiple block read operation to the start bit of the next read data block requires at least two serial clock cycles. The counter is used to extend the period (Read Data Access Time) in unit of 1,048,576 serial clocks. 8'b00000000: Extend 1,048,576 more serial clock cycles 8'b00000001: Extend 1,048,576*2 more serial clock cycles 8'b00000010: Extend 1,048,576*3 more serial clock cycles 8'b11111111: Extend 1,048,576*256 more serial clock cycles</p>
21	INTBGP	INT_AT_BLOCK_GAP	<p>Interrupt at block gap This bit is valid only in 4-bit mode of the SDIO card and selects a sample point in the interrupt cycle. Set to 1 to enable interrupt detection at the block gap for a multiple block transfer. Set to 0 to disable interrupt detection during a multiple block transfer. If the SD card cannot signal an interrupt during a multiple block transfer, this bit should be set to 0. When the host driver detects an SD card insertion, it will set up this bit according to the CCCR of the SDIO card. 1'b0: Disable interrupt detection at block gap 1'b1: Enable interrupt detection at block gap</p>
20	SDIOIDE	SDIO_INT_DET_EN	<p>Enables SDIO interrupt detection Informs SD controller to sense the SDIO interrupt. 1'b0: Disable SDIO interrupt detection 1'b1: Enable SDIO interrupt detection if the SDIO bit is also on</p>
19	SDIO	SDIO	<p>SDIO mode enable bit Enables support to sense the SDIO interrupt and disables R4 response CRC check for SDIO card. 1'b0: Disable SDIO mode 1'b1: Enable SDIO mode</p>
17:16	BUSWD	BUSWIDTH	<p>Configures bus width Defines SD/MMC bus width. 2'b00: 1 bit mode 2'b01: 4 bit mode 2'b10: 8 bit mode 2'b11: Reserved</p>
1	ENWKUPINS	WAKEUP_INS_EN	<p>Card status change wakeup event enable bit 1'b0: Disable wakeup event for card status change 1'b1: Enable wakeup event for card status change</p>
0	ENWKUPSDIOINT	WAKEUP_SDIOINT_EN	<p>SDIO card interrupt wakeup event enable bit 1'b0: Disable wakeup event for SDIO card interrupt 1'b1: Enable wakeup event for SDIO card interrupt</p>

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

11240034 SDC_CMD			SD Command Register													00000000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name					LEN													
Type					RW													
Reset					0	0	0	0	0	0	0	0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	GO_I RQ	STOP	RW	DTYPE			RSPTYP			BREA K	CMD							
Type	RW	RW	RW	RW			RW			RW	RW							
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
27:16	LEN	LEN	<p>Length</p> <p>Defines the length of one block (unit: byte) in a data transaction of block mode or the data length (unit: byte) in data transaction of byte mode. The maximal value of block length is 2,048 bytes.</p> <p>12'b000000000000: Reserved</p> <p>12'b000000000001: Block length is 1 byte</p> <p>12'b000000000010: Block length is 2 bytes.</p> <p>12'b011111111111: Block length is 2047 bytes.</p> <p>12'b100000000000: Block length is 2048 bytes.</p>
15	GOIRQ	GO_IRQ	<p>GO_IRQ command</p> <p>Indicates if the command is GO_IRQ_STATE (CMD40) and used only for MMC protocol. If the command is GO_IRQ_STATE, the period between command token and response token will not be limited.</p> <p>1'bo: The command is not GO_IRQ_STATE.</p> <p>1'b1: The command is GO_IRQ_STATE.</p>
14	STOP	STOP	<p>Stop command</p> <p>Indicates if the command is a stop transmission command. It should be set to 1 when CMD12 (SD/MMC) or CMD52 with I/O abort (SDIO) is to be issued.</p> <p>1'bo: The command is not a stop transmission command.</p> <p>1'b1: The command is a stop transmission command.</p>
13	RW	RW	<p>Selects command read write</p> <p>Defines the command is a read command or write command. The register bit is valid only when the command causes a transaction with data token.</p> <p>1'bo: The command is a read command.</p> <p>1'b1: The command is a write command.</p>
12:11	DTYPE	DTYPE	<p>Selects data block</p> <p>Defines data token type for the command.</p> <p>2'b00: No data token for the command</p> <p>2'b01: Single block transaction (only available in block mode)</p> <p>2'b10: Multiple block transaction (only available in block mode)</p> <p>2'b11: Stream operation. Should only be used in MMC protocol (only available in block mode).</p>
9:7	RSPTYP	RSPTYP	<p>Command response type</p> <p>3'b000: This command has no response.</p> <p>3'b001: The command has R1/R5/R6/R7 response. The response token is 48-bit with CRC check (for</p>

Bit(s)	Mnemonic	Name	Description
6	BREAK	BREAK	SD/MMC/SDIO(excluding SDIO abort command) 3'b010: The command has R2 response. The response token is 136-bit (for SD/MMC). 3'b011: The command has R3 response. The response token is 48-bit response, no CRC check (for SD/MMC). 3'b100: The command has R4 response. The response token is 48-bit without CRC check (for SDIO); the response token is 48-bit with CRC check (for MMC). 3'b111: The command has R1b response. The response token is 48-bit (for SD/MMC/SDIO). Aborts pending MMC GO_IRQ command Only valid for a pending GO_IRQ_MODE command waiting for MMC interrupt response. 1'bo: Not a beak command 1'b1: Break a pending MMC GO_IRQ_MODE command in the controller
5:0	CMD	CMD	SD memory card command

11240038 SDC_ARG SD Argument Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ARG															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ARG															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ARG	ARG	Memory card controller argument register

1124003C SDC_STS SD Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MMC_STREAM_WRITE_COMPL															CMD_WR_BUSY
Type	RU															W1C
Reset	0															0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																CMD_B_BUSY
Type																RU
Reset																0

Bit(s)	Mnemonic	Name	Description
31	MMCSWRCP	MMC_STREAM_WRITE_COMPL	MMC stream mode write data are all flushed to MMC card SW can use this bit to confirm the last write data are flushed to MMC then issue STOP command. This bit is only valid when the command SDC_CMD.DTYPE=2'b11.

Bit(s)	Mnemonic	Name	Description
16		CMD_WR_BUSY	1'bo: Last data are partially inside MSDC. 1'b1: Flush last data to MMC card
1	CMDBSY	CMDBUSY	SD command line busy status SW should always read this bit to make sure the command line is not busy before sending the next command. If the command is R1B or data read/write command, SW should check the SDCBUSY bit too. Note: When auto command 12 is enabled, this bit will be asserted immediately after SDC_CMD is written and de-asserted after auto-command 12 is finished. 1'bo: No transmission is going on CMD line on SD bus. 1'b1: There is transmission going on CMD line on SD bus.
0	SDCBSY	SDCBUSY	SD controller busy status 1'bo: SD controller is idle. 1'b1: SD controller is busy.

11240040 SDC RESP0 SD Response Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP0															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP0															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP0	RESP0	Memory card controller response register 0

11240044 SDC RESP1 SD Response Register 1 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP1	RESP1	Memory card controller response register 1

11240048 SDC RESP2 SD Response Register 2 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP2															

Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP2															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP2	RESP2	Memory card controller response register 2

1124004C SDC RESP3 SD Response Register 3 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP3															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP3															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP3	RESP3	Memory card controller response register 3

11240050 SDC BLK NU SD Block Number Register 00000001
M

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BLOCK_NUMBER															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BLOCK_NUMBER															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
31:0	BLKNUM	BLOCK_NUMBER	Memory card controller block number Indicates block number of data transaction. 32'd0: Reserved 32'd1: 1 data block 32'd2: 2 data block 32'd3: 3 data block 32'hfffffff: 4GB-1 data block

11240054 SDC VOL CH SD Voltage Change Wait Time Register 00000145
G

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

11240058 SDC_CSTS SD Card Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CSTS															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CSTS															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CSTS	CSTS	CSTS The card status field in the response R1 or R1b field. Each bit can be written 1 to clear individually.

1124005C SDC_CSTS_EN SD Card Status Enable Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CSTS_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CSTS_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CSTS_EN	CSTS_EN	CSTS_EN Controls which bit of CSTA will generate MSDC_INT.SDCSTA.

11240060 SDC_DATCRC_STS SD Card Data CRC Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
	DAT_CRCSTS_POS															

Type										RU							
Reset										0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	DCSSP	DAT_CRCSTS_POS	MSDC read DATA CRC status Reflects CRC status of data line[7:0]. Only for MSDC read. 1'bo: No CRC error 1'b1: CRC error

11240070 EMMC_CFG0 EMMC Configuration Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

11240074 EMMC_CFG1 EMMC Configuration Register 1 00200003

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

11240078 EMMC_STS EMMC Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

1124007C EMMC IOCON EMMC IO Control Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

11240080 SD ACMD RE SP SD ACMD Response Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AUTOCMD_RESP															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTOCMD_RESP															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ACMDRESP	AUTOCMD_RESP	SD auto command response register Stores the response[39:8] of ACMD12/ACMD23/ACMD19.

11240084 SD ACMD19 TRG SD ACMD19 Target Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

11240088 SD ACMD19 STS SD ACMD19 Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

1124008C DMA_SA_HIG H4BIT **DMA Current Address Resgiter of High 4 Bits** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													DMA_SURR_ADDR_HIG H4BIT			
Type													RW			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0	DMASAHIGH4BIT	DMA_SURR_ADDR_HIGH4BIT	Sets up high 4-bit address of start address because 64G DRAM needs 36-bit address

11240090 DMA_SA **DMA Start Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_STR_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_STR_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	DMASA	DMA_STR_ADDR	Start address of the DMA address Sets up the start address of the DMA. In DMA basic mode, this field indicates the source or destination address of the data transfer which depends on the command. In descriptor base DMA, this is the descriptor chain start address.

11240094 DMA_CA **DMA Current Address Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_CURR_ADDR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_CURR_ADDR															

Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	DMACA	DMA_CURR_ADDR	Current address of the DMA address Reads the current address of the DMA descriptor chain.

11240098 DMA_CTRL DMA Control Register 00006008

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		BURST_SIZE			DMA_SPLIT_1K	LAST_BUF	DMA_ALIGN	DMA_MODE					AHB_READYM	DMA_RESUME	DMA_STOP	DMA_START
Type		RW			RW	RW	RW	RW					RO	WO	Ao	WO
Reset		1	1	0	0	0	0	0					1	0	0	0

Bit(s)	Mnemonic	Name	Description
14:12	BSTSZ	BURST_SIZE	DMA burst size Specifies the maximum transfer bytes allowed at the device per DMA burst. This field cannot be modified when the DMA status is 1. 3'd3: 8 bytes 3'd4: 16 bytes 3'd5: 32 bytes 3'd6: 64 bytes Other: Reserved
11	SPLIT1K	DMA_SPLIT_1K	Specifies split burst when crossing 1K boundary address 1'b0: 1K boundary is not split. 1'b1: 1K boundary is split.
10	LASTBF	LAST_BUF	Last buffer of the basic DMA mode Indicates the last buffer in the basic DMA mode.
9	DMAALIGN	DMA_ALIGN	Specifies address alignment burst size 1'b0: Not DAM burst size alignment 1'b1: DAM burst size alignment
8	DMAMOD	DMA_MODE	DMA operation mode Indicates operation mode of DMA. 1'b0: Basic DMA mode 1'b1: Descriptor base DMA mode
3	READYM	AHB_READYM	Only for debugging when DMA hangs SW checks if AHB bus is ok when GDMA hangs.
2	DMARSM	DMA_RESUME	DMA resume control register Resumes DMA transaction. Read always returns 0.
1	DMASTOP	DMA_STOP	DMA stop control register Stops DMA transaction. When SW issues STOP command, SW must wait for this bit to be de-asserted or DMA inactive to guarantee stop is done.
0	DMASTART	DMA_START	DMA start control register Starts DMA transaction. Read always returns 0.

1124009C DMA_CFG DMA Configuration Register 00000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																DMA_CHK_SUM_12B
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			MSDC_ACTIVE_EN				AHB_HPROT_2_EN							LOCK_DISABLE	DMA_DSCP_CS_EN	DMA_STATUS
Type			RW				RW							RW	RW	RU
Reset			0	0			0	0						1	0	0

Bit(s)	Mnemonic	Name	Description
16	DMACHKSUM12B	DMA_CHK_SUM_12 B	Indicates GPD/BD checksum covers 16 bytes or 12 bytes 1'b0: GPD/BD checksum covers 16 bytes. 1'b1: GPD/BD checksum only covers 12 bytes.
13:12	MSDCACTIVEEN	MSDC_ACTIVE_EN	Indicates how to control msdc_active 2'b00: Dynamic control msdc_active 2'b01: msdc_active = 0 2'b10: msdc_active = 1 2'b11: Reserved
9:8	AHBHPROT2EN	AHB_HPROT_2_EN	Determines how to control hprot_2 pin of AHB bus AHB_HPROT_2_EN = 2'b00 and basic DMA mode All the write transfers of a burst will be accessed by bufferable mode except for the last burst of DMA. AHB_HPROT2_2_EN=2'b00 and descriptor DMA mode All the write transfers of a burst will be accessed by bufferable mode except for HW own update transfer. 2'b00: Dynamic control hprot_2 2'b01: hprot_2 = 0 2'b10: hprot_2 = 1
2	LOCKDISABLE	LOCK_DISABLE	Disables lock to improve EMI efficiency 1'b0: Enable AHB lock 1'b1: Disable AHB lock
1	DSCPCSEN	DMA_DSCP_CS_EN	Enables DMA descriptor checksum This bit is used to enable or disable the descriptor checksum validation function for the descriptor. This field cannot be modified when the DMA status is 1.
0	DMASTS	DMA_STATUS	DMA status Indicates the status of DMA. 1'b0: DMA engine is inactive. 1'b1: DMA engine is active.

112400A0 SW_DBG_SEL MSDC S/W Debug Selection Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																

Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBG_SEL															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	SWDBGSEL	DBG_SEL	Selects MSDC debugging Reserved.

112400A4 SW_DBG_OUT **MSDC S/W Debug Output** **00000000**
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBG_OUT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBG_OUT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SWDBGO	DBG_OUT	MSDC debug output 32-bit output selected by SW_DBG_SEL register

112400A8 DMA_LENGTH **DMA Length Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	XFER_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	XFER_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	XFSZ	XFER_SIZE	DMA total transfer size Specifies the number of DMA transfer byte required for the movement of source data through DMA. This field is only valid in basic DMA mode.

112400B0 PATCH_BIT0 **MSDC Patch Bit Register 0** **403C0007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EN_MCT_WDR_C_TI_ESP	DETECT_WDR_C_TI_MEOU_T	SPC_ALWAYS_PUSH	SDIO_INT_DLY_SEL	SDC_CMD_CMDFAIL_SEL	SDC_CMD_IDRT_SEL	SDC_CFG_WDOD					SDC_CFG_BSYDLY			SDIO_CFG_C_SE_L	MSDC_BLK_NUM_SEL

Type	RW	RW	RW	RW	RW	RW	RW				RW				RW	RW	
Reset	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MSDC_FIF_O_RD_DIS						INT_DAT_LATCH_CHK_SEL							DIS_REFL_ECT_DC_O_CMDW_DD_8_R_WH_BIT_SUP	EN_SDC_O	RALo	
Type	RW						RW								RW	RW	RW
Reset	0						0	0	0					1	1	1	

Bit(s)	Mnemonic	Name	Description
31	PTCH31	EN_MMC_DRV_RES P	Enables MSDC always drives bus when outputting wake-up response (BREAK) 1'b0: Disable 1'b1: Enable
30	PTCH30	DETECT_WR_CRC_TIMEOUT	Detects MSDC write data CRC phase timeout 1'b0: Does not detect CRC phase timeout 1'b1: Detect CRC phase timeout
29	PTCH29	SPC_ALWAYS_PUSH	SPC buffer push mechanism 1'b0: Push the buffer only when read transfer is ongoing 1'b1: Always push the buffer
28	PTCH28	SDIO_INT_DLY_SEL	Selects SDIO interrupt latch time 1'b0: Latch the data line value in internal SDIO interrupt period 1'b1: Latch the data line value in 1 clock delay of internal SDIO interrupt period
27	PTCH27	SDC_CMD_CMDFAIL_SEL	Selects SDIO interrupt period recovery 1'b0: SDIO interrupt period will re-start after a CMD12 or CMD52 command is issued. 1'b1: SDIO interrupt period whenever DAT line is not busy.
26	PTCH26	SDC_CMD_IDRT_SEL	Selects SD identification response time The register bit indicates if the command has a response with NID (i.e. 5 serial clock cycles as defined in SD memory card Specification Part 1 Physical Layer Specification version 1.0) response time. The register bit is valid only when the command has a response token. Thus, the register bit must be set to 1 for CMD2 (ALL_SEND_CID) and ACMD41 (SD_APP_OP_CMD). 1'b0: Otherwise 1'b1: The command has a response with NID response time.
25:22	PTCH22	SDC_CFG_WDOD	SD write data output delay The period from finish of the response for the initial host write command or the last write data block in a multiple block write operation to the start bit of the next write data block requires at least two serial clock cycles. The register field is used to extend the period (Write Data Output Delay) in unit of one serial clock. 4'b0000: No extension 4'b0001: Extend 1 more serial clock cycle 4'b0010: Extend 2 more serial clock cycles 4'b1111: Extend 15 more serial clock cycles
21:18	PTCH18	SDC_CFG_BSYDLY	SD R1B busy detection mode The register field is only valid for the commands with R1b response. If the command has a response of R1b

Bit(s)	Mnemonic	Name	Description
			type, MS/SD controller must monitor the data line 0 for card busy status from the bit time that is two serial clock cycles after the command end bit to check if operations in SD/MMC Memory Card have finished. The register field is used to expand the time between the command end bit and end of detection period to detect card busy status. If time is up and there is no card busy status on data line 0, then the controller will abandon the detection. 4'b0000: No extension 4'b0001: Extend 1 more serial clock cycle 4'b0010: Extend 2 more serial clock cycles 4'b1111: Extend 15 more serial clock cycles
17	PTCH17	SDIO_CFG_INTC_SEL	Selects SDIO interrupt mode 1'b0: Only when data line [1] = 0 and then trigger SDIO interrupt event 1'b1: Only when data line [3:0] = 4'b1101 and then trigger SDIO interrupt event
16	PTCH16	MSDC_BLKNUM_SEL	Supports ACMD23 reliable/force prog feature 1'b0: Support ACMD23 reliable/force prog feature 1'b1: Does not support ACMD23 reliable/force prog feature
15	PTCH15	MSDC_FIFO_RD_DIS	Disables MSDC RXFIFO read 1'b0: Disable FIFO read permission to RXFIFO in PIO mode 1'b1: Enable FIFO read permission to RXFIFO in PIO mode
9:7	INTCKS	INT_DAT_LATCH_CK_SEL	Selects internal MSDC clock phase Total 8 stages, each stage can delay 1 clock period of msdc_src_ck.
2	PTCH02	DIS_REFLECT_CMDWR_WHEN_BSY	Enables SD command register write monitor 1'b0: Enable monitor function 1'b1: Disable monitor function
1	PTCH01	EN_SDC_ODD_8BIT_SUP	Enables SD odd number support for 8-bit data bus 1'b0: Disable 1'b1: Enable
0		RAL0	

112400B4 PATCH_BIT1 MSDC Patch Bit Register 1 FFFE0009

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC_CK_SHBF_CKEN	MSDC_CK_RCTL_CKEN	MSDC_CK_WCTL_CKEN	MSDC_CK_SD_CKEN	MSDC_CK_ACM_D_CKEN	MSDC_CK_VOLD_CKEN	MSDC_CK_PSC_CKEN	MSDC_CK_SPC_CKEN	AHB_CK_GDMA_CKEN	RAL0					RAL1	ENABLE_SINGLEBURST
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW					RW	RW
Reset	1	1	1	1	1	1	1	1	1	1			1	1		0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESET_GMA	RAL2	BIAS_EXT_BIAS_28NM	BIAS_EN1_8IO_28NM	BIAS_TUNE_28NM				GET_CRC_MARGIN	GET_BUSY_MARGIN	CMD_RSP_TACTR			WRDAT_CRCS_TACTR		

Type	RW	RW	RW	RW	RW				RW	RW	RW			RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1

Bit(s)	Mnemonic	Name	Description
31	MSHBFCKEN	MSDC_CK_SHBFF_CKEN	msdc_src_ck clock enable bit for SHBFF 1'bo: Disable 1'b1: Enable
30	MRCTLCKEN	MSDC_CK_RCTL_CKEN	msdc_src_ck clock enable bit for RCTL 1'bo: Disable 1'b1: Enable
29	MWCTLCKEN	MSDC_CK_WCTL_CKEN	msdc_src_ck clock enable bit for WCTL 1'bo: Disable 1'b1: Enable
28	MSDCKEN	MSDC_CK_SD_CKEN	msdc_src_ck clock enable bit for SD 1'bo: Disable 1'b1: Enable
27	MACMDCKEN	MSDC_CK_ACMD_CKEN	msdc_src_ck clock enable bit for ACMD 1'bo: Disable 1'b1: Enable
26	MVOLDTCKEN	MSDC_CK_VOLDET_CKEN	msdc_src_ck clock enable bit for VOLDET 1'bo: Disable 1'b1: Enable
25	MPSCCKEN	MSDC_CK_PSC_CKEN	msdc_src_ck clock enable bit for PSC 1'bo: Disable 1'b1: Enable
24	MSPCCKEN	MSDC_CK_SPC_CKEN	msdc_src_ck clock enable bit for SPC 1'bo: Disable 1'b1: Enable
23	HGDMACKEN	AHB_CK_GDMA_CKEN	hclk_ck clock enable bit for GDMA 1'bo: Disable 1'b1: Enable
22		RAL0	
19:18		RAL1	
16	SINGLEBURST	ENABLE_SINGLE_BURST	AHB bus will not support incr1 burst type in the future. This will only affect AHB bus MSDC design, not AXI bus design. 1'bo: HW will send incr1 burst type. 1'b1: HW will send single burst type instead of incr1 type.
15	RESETGDMA	RESET_GDMA	SW can reset GDMA when design hangs. 1'b1: Reset GDMA 1'bo: Does not reset GDMA
14		RAL2	
13	BIAS28R0	BIAS_EXTBIAS_28NM	28NM BIAS controller register 0
12	BIAS28R1	BIAS_EN18IO_28NM	28NM BIAS controller register 1
11:8	BIAS28R2	BIAS_TUNE_28NM	28NM BIAS controller register 2
7	GETCRCMARGIN	GET_CRC_MARGIN	Adds margin to get CRC status when card resp CRC does not match spec 2 cycle from endbit 1'bo: 8 cycles reserved to get CRC status from write data CRC endbit 1'b1: 16 cycles reserved to get CRC status from write data CRC endbit
6	GETBUSYMARGIN	GET_BUSY_MARGIN	Adds margin to get busy state of data0 1'bo: 1 cycle reserved to get busy state from SRC status endbit 1'b1: 3 cycles reserved to get busy state from SRC status endbit
5:3	CMDTA	CMD_RSP_TA_CNT R	CMD response turn around period

Bit(s)	Mnemonic	Name	Description
2:0	WRTA	WRDAT_CRCSTAS_CNTR	Turn around cycle = CMD_RSP_TA_CNTR + 2 In USH104 mode, this register should be set to 1. In non-UHS104 mode, this register should be set to 0. Write data and CRC status turn around period Turn around cycle = WRDAT_CRCSTAS_CNTR + 2 In USH104 mode, this register should be set to 1. In non-UHS104 mode, this register should be set to 0.

112400B8 PATCH_BIT2					MSDC Patch Bit Register 2								14801801			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CRCSTSLATCHEN_SEL			CFG_CRCSTS	CFG_CRCSTAS_CNT		CFG_CRCSTSEDGE	CFG_CRCSTSEL	POP_EN_CNT				RAL0	RESP_LATCHEN_SEL		
Type	RW			RW	RW		RW	RW	RW				RW	RW		
Reset	0	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG_RESP	CFG_RESP_CNT			INTC_RESPSEL	RAL1	CFG_RDAT	CFG_RDAT_CNT				RESP_WAIT_CNT	SUPPORT_64G	ENHANCE_WAIT_GPD		
Type	RW	RW			RW	RW	RW	RW				RW	RW	RW		
Reset	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
31:29	CRCSTSENSEL	CRCSTSLATCHEN_SEL	Configures latch CRC status enable signal for async FIFO in eMMC4.5 3'b000: Latch CRC status enable signal does not delay. 3'b001: Latch CRC status enable signal delays 1T msdc_ck. 3'b010: Latch CRC status enable signal delays 2T msdc_ck. 3'b011: Latch CRC status enable signal delays 3T msdc_ck. 3'b111: Latch CRC status enable signal delays 7T msdc_ck.
28	CFGCRCSTS	CFG_CRCSTS	Configures CRC status path selection This setting only uses eMMC4.5 feature. 1'b0: Latch CRC status select delay-line path 1'b1: Latch CRC status select async FIFO path
27:26	CFGCRCSTSCNT	CFG_CRCSTAS_CNT	Configures the number of data pushed in async FIFO until starting to pop out data from async FIFO Min. setting: 1. Do not set it to 0. This setting only uses eMMC4.5 feature. 2'b00: Push 0 data in async FIFO when starting to pop out data from async FIFO 2'b01: Push 1 data in async FIFO when starting to pop out data from async FIFO 2'b10: Push 2 data in async FIFO when starting to pop out data from async FIFO 2'b11: Push 3 data in async FIFO when starting to pop out data from async FIFO
25	CFGCRCSTSEEDGE	CFG_CRCSTSEDGE	Configures to use rising async FIFO or falling async FIFO 1'b0: Async FIFO latch CRC status uses rising async FIFO. 1'b1: Async FIFO latch CRC status uses falling async

Bit(s)	Mnemonic	Name	Description
24		CFG_CRCSTS_SEL	FIFO. Configures async FIFO path selection 1'b0: Use normal path in async FIFO 1'b1: Use 2DFF path in async FIFO
23:20	POPENCNT	POP_EN_CNT	Pop enable counter Defines how many write pointer and the read pointer margins begin to pop data transfer
19		RALo	
18:16	RESPSTSENSEL	RESP_LATCH_EN_SEL	Configures latch CMD response enable signal for async FIFO in eMMC45 3'b000: Latch CMD response enable signal does not delay. 3'b001: Latch CMD response enable signal delays 1T msdc_ck. 3'b010: Latch CMD response enable signal delays 2T msdc_ck. 3'b011: Latch CMD response enable signal delays 3T msdc_ck. 3'b111: Latch CMD response enable signal delays 7T msdc_ck.
15	CFGRESP	CFG_RESP	Configures CMD response path selection This setting only uses eMMC4.5 feature. 1'b0: Latch CMD response select async FIFO path 1'b1: Latch CMD response select delay-line path
14:12	CFGRESPCNT	CFG_RESP_CNT	Configures the number of data pushed in async FIFO until starting to pop out data from async FIFO Min. setting: 1. Do not set it to 0. This setting only uses eMMC4.5 feature. 3'b000: Push 0 data in async FIFO when starting to pop out data from async FIFO 3'b001: Push 1 data in async FIFO when starting to pop out data from async FIFO 3'b111: Push 7 data in async FIFO when starting to pop out data from async FIFO
11	INTCRESPSEL	INTC_RESP_SEL	Configures BREAK command async FIFO path 1'b0: Use normal path in async FIFO 1'b1: Use 2DFF path in async FIFO
10		RALi	
9	CFGRDAT	CFG_RDAT	Configures read data path 1'b0: Read data path bypasses delay line 1'b1: Read data path through delay line
8:4	CFGRDATCNT	CFG_RDAT_CNT	Configures read data path delay line
3:2	RESPWAITCNT	RESP_WAIT_CNT	Configures CMD response timeout Timeout cycle = 65T + 16*RESP_WAIT_CNT 2'b00: CMD response timeout is 65T. 2'b01: CMD response timeout is 65T+16*1T. 2'b01: CMD response timeout is 65T+16*2T. 2'b01: CMD response timeout is 65T+16*3T.
1	SUPPORT64G	SUPPORT_64G	Supports high 64G DRAM space access or not 1'b1: Support 64G DRAM access 1'b0: Does not support 64G DRAM access
0	ENHANCEGPD	ENHANCE_WAIT_GPD	If SW clears int when GPD update is not finished, design will hang. Set this bit to 1 to avoid this issue in enhance write mode. 1'b1: Use new HW code for updating GPD in enhance mode 1'b0: Use old HW code

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

112400C0 **DAT0_TUNE** **DAT0 Tune Result Register** **00000000**
CRC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112400C4 **DAT1_TUNE** **DAT1 Tune Result Register** **00000000**
CRC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112400C8 **DAT2_TUNE** **DAT2 Tune Result Register** **00000000**
CRC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112400CC **DAT3_TUNE** **DAT3 Tune Result Register** **00000000**
CRC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name **Description**

112400Do CMD_TUNE_C **CMD Tune Result Register** **00000000**
RC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name **Description**

112400D4 SDIO_TUNE **SDIO Tune Window Register 0** **00000000**
WIND

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name **Description**

112400Fo DAT_RD_DLY **MSDC Data Delay Line Register** **00000000**
0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name				DAT0_RD_DLY									DAT1_RD_DLY					
Type				RW									RW					
Reset				0	0	0	0	0				0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name				DAT2_RD_DLY									DAT3_RD_DLY					
Type				RW									RW					
Reset				0	0	0	0	0				0	0	0	0	0		

Bit(s)	Mnemonic	Name	Description
28:24	DAT0RDDLY	DAT0_RD_DLY	Controls DAT0 pad RX delay line (for MSDC RD) Total 32 stages.
20:16	DAT1RDDLY	DAT1_RD_DLY	Controls DAT1 pad RX delay line (for MSDC RD) Total 32 stages.
12:8	DAT2RDDLY	DAT2_RD_DLY	Controls DAT2 pad RX delay line (for MSDC RD) Total 32 stages.
4:0	DAT3RDDLY	DAT3_RD_DLY	Controls DAT3 pad RX delay line (for MSDC RD) Total 32 stages.

112400F4 DAT RD DLY MSDC Data Delay Line Register 00000000
1 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	DAT4_RD_DLY										RALo	DAT6_RD_DLY					
Type	RO										RW	RW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	RAL1		RAL2	DAT7_RD_DLY				RAL3									
Type	RO		RW	RW				RO									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit(s)	Mnemonic	Name	Description
31:22	DAT4RDDLY	DAT4_RD_DLY	Controls DAT4 pad RX delay line (for MSDC RD) Total 32 stages.
21	DAT5RDDLY	RALo	Controls DAT5 pad RX delay line (for MSDC RD) Total 32 stages.
20:16	DAT6RDDLY	DAT6_RD_DLY	Controls DAT6 pad RX delay line (for MSDC RD) Total 32 stages.
15:14		RAL1	
13		RAL2	
12:8	DAT7RDDLY	DAT7_RD_DLY	Controls DAT7 pad RX delay line (for MSDC RD) Total 32 stages.
7:0		RAL3	

112400F8 HW_DBG_SEL MSDC H/W Debug Selection 00000000
Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RALo		HW_DBG3_SEL				RAL1			HW_DBG2_SEL						
Type	RO		RW				RO			RW						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RAL2		HW_DBG1_SEL				RAL3			HW_DBG0_SEL						
Type	RO		RW				RO			RW						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

Bit(s)	Mnemonic	Name	Description
31:29	DBGWSEL	RAL0	Selects HW debug output for wrapper 0: Original debug pins 1: Wrapper debug pins
28:24 23:21	DBG3SEL	HW_DBG3_SEL RAL1	Selects HW debug output
20:16 15:13	DBG2SEL	HW_DBG2_SEL RAL2	Selects HW debug output
12:8 7:5	DBG1SEL	HW_DBG1_SEL RAL3	Selects HW debug output
4:0	DBG0SEL	HW_DBG0_SEL	Selects HW debug output

11240100 MAIN_VER **MSDC Main Version Register** **20140512**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAIN_VER															
Type	RO															
Reset	0	0	1	0	0	0	0	0	0	0	0	1	0	1	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAIN_VER															
Type	RO															
Reset	0	0	0	0	0	1	0	1	0	0	0	1	0	0	1	0

Bit(s)	Mnemonic	Name	Description
31:0	MAINVER	MAIN_VER	Main version

11240104 ECO_VER **MSDC ECO Version Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ECO_VER															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ECO_VER															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ECOVER	ECO_VER	ECO version

Module name: MSDC2 Base address: (+11250000h)

Address	Name	Width	Register Function
11250000	<u>MSDC_CFG</u>	32	MSDC Configuration Register
11250004	<u>MSDC_IOCON</u>	32	MSDC IO Configuration Register
11250008	<u>MSDC_PS</u>	32	MSDC Pin Status Register
1125000C	<u>MSDC_INT</u>	32	MSDC Interrupt Register
11250010	<u>MSDC_INTEN</u>	32	MSDC Interrupt Enable Register
11250014	<u>MSDC_FIFOCS</u>	32	MSDC FIFO Control and Status Register
11250018	<u>MSDC_TXDATA</u>	32	MSDC TX Data Port Register

Address	Name	Width	Register Function
1125001C	<u>MSDC_RXDATA</u>	32	MSDC RX Data Port Register
11250030	<u>SDC_CFG</u>	32	SD Configuration Register
11250034	<u>SDC_CMD</u>	32	SD Command Register
11250038	<u>SDC_ARG</u>	32	SD Argument Register
1125003C	<u>SDC_STS</u>	32	SD Status Register
11250040	<u>SDC_RESP0</u>	32	SD Response Register 0
11250044	<u>SDC_RESP1</u>	32	SD Response Register 1
11250048	<u>SDC_RESP2</u>	32	SD Response Register 2
1125004C	<u>SDC_RESP3</u>	32	SD Response Register 3
11250050	<u>SDC_BLK_NUM</u>	32	SD Block Number Register
11250054	<u>SDC_VOL_CHG</u>	32	SD Voltage Change Wait Time Register
11250058	<u>SDC_CSTS</u>	32	SD Card Status Register
1125005C	<u>SDC_CSTS_EN</u>	32	SD Card Status Enable Register
11250060	<u>SDC_DATCRC_STS</u>	32	SD Card Data CRC Status Register
11250080	<u>SD_ACMD_RESP</u>	32	SD ACMD Response Register
11250084	<u>SD_ACMD19_TRG</u>	32	SD ACMD19 Target Register
11250088	<u>SD_ACMD19_STS</u>	32	SD ACMD19 Status Register
1125008C	<u>DMA_SA_HIGH4BIT</u>	32	DMA Current Address Register of High 4 Bits
11250090	<u>DMA_SA</u>	32	DMA Start Address Register
11250094	<u>DMA_CA</u>	32	DMA Current Address Register
11250098	<u>DMA_CTRL</u>	32	DMA Control Register
1125009C	<u>DMA_CFG</u>	32	DMA Configuration Register
112500A0	<u>SW_DBG_SEL</u>	32	MSDC S/W Debug Selection Register
112500A4	<u>SW_DBG_OUT</u>	32	MSDC S/W Debug Output Register
112500A8	<u>DMA_LENGTH</u>	32	DMA Length Register
112500B0	<u>PATCH_BIT0</u>	32	MSDC Patch Bit Register 0
112500B4	<u>PATCH_BIT1</u>	32	MSDC Patch Bit Register 1
112500B8	<u>PATCH_BIT2</u>	32	MSDC Patch Bit Register 2
112500C0	<u>DAT0_TUNE_CRC</u>	32	DAT0 Tune Result Register
112500C4	<u>DAT1_TUNE_CRC</u>	32	DAT1 Tune Result Register
112500C8	<u>DAT2_TUNE_CRC</u>	32	DAT2 Tune Result Register
112500CC	<u>DAT3_TUNE_CRC</u>	32	DAT3 Tune Result Register
112500D0	<u>CMD_TUNE_CRC</u>	32	CMD Tune Result Register
112500D4	<u>SDIO_TUNE_WIND</u>	32	SDIO Tune Window Register 0
112500F0	<u>DAT_RD_DLY0</u>	32	MSDC Data Delay Line Register 0
112500F4	<u>DAT_RD_DLY1</u>	32	MSDC Data Delay Line Register 1
112500F8	<u>HW_DBG_SEL</u>	32	MSDC H/W Debug Selection Register
11250100	<u>MAIN_VER</u>	32	MSDC Main Version Register
11250104	<u>ECO_VER</u>	32	MSDC ECO Version Register

11250000 MSDC_CFG **MSDC Configuration Register** **02000099**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																CARD_CHK_DIV
Type																RW

Reset													0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CARD_CK_DIV								CARD_CK_STABLE			CARD_CK_DRV_EN	PIO_MODE	RST	CARD_CK_PWDN	MSDC
Type	RW								RU			RW	RW	Ao	RW	RW
Reset	0	0	0	0	0	0	0	0	1			1	1	0	0	1

Bit(s)	Mnemonic	Name	Description
19:8	CCKDIV	CARD_CK_DIV	<p>MS/SD card clock divider Controls clock frequency of serial clock on MS/SD bus. Refer to "Data Line Latching Timing Diagram" and "Response Latching Timing Diagram". For non-DDR mode, msdc_ck equals SD bus clock. (Example: For SDR25 or HS, msdc_ck and SD bus clock will be 50MHz.) For DDR mode, msdc_ck denotes the MSDC internal clock which will be doubled to SD bus clock. (Example: For DDR50, msdc_ck should be set to 100MHz, and bus clock will be 50MHz.)</p> <p>8'b00000000: msdc_ck = (1/2)*msdc_src_ck 8'b00000001: msdc_ck = [1/(4*1)]*msdc_src_ck 8'b00000010: msdc_ck = [1/(4*2)]*msdc_src_ck 8'b00000011: msdc_ck = [1/(4*3)]*msdc_src_ck 8'b00010000: msdc_ck = [1/(4*16)]*msdc_src_ck 8'b11111111: msdc_ck = [1/(4*255)]*msdc_src_ck</p>
7	CCKSB	CARD_CK_STABLE	<p>MS/SD card clock is stable or not After programming CARD_CK_MODE or CARD_CK_DIV, this bit will immediately become 0 and return to 1 if stable. Poll this register to ensure safety control of MSDC. 1'bo: Clock output is not stable. 1'b1: Clock output is stable.</p>
4	CCKDRVE	CARD_CK_DRV_EN	<p>SD/MS card bus clock drive enable bit Set this bit to 1 to enable MSDC bus clock driver. The default bus state depends on MSDC_CFG[1] CARD_CK_PWDN bit. If MSDC_CFG[1] CARD_CK_PWDN= 1, the default clock state will be free running. If MSDC_CFG[1] CARD_CK_PWDN = 0, the default clock state will be gated to 0. Set this bit to 0 to put the bus state into "tri-state". Default: 1 1'bo: Put the clock pad into tri-state 1'b1: Enable MSDC to drive clock pad; the state of CLK depends on MSDC_CFG[1] CARD_CK_PWDN.</p>
3	PIO	PIO_MODE	<p>MS/SD PIO mode Selects PIO mode Default: PIO mode 1'bo: DMA mode 1'b1: PIO mode</p>
2	RST	RST	<p>Software reset Writing 1 to this register will cause internal synchronous reset of MS/SD controller, and it will not reset register settings and DMA controller. The reset sequence is done when this bit becomes 0. SW should wait this bit to return to 0 after writing 1. 1'bo: MS/SD controller is not in reset state. 1'b1: MS/SD controller is in reset state.</p>

Bit(s)	Mnemonic	Name	Description
1	CCKPD	CARD_CK_PWDN	MSDC bus clock power-down mode Controls card clock power-down mode. 1'bo: Clock is gated to 0 if no command or data is transmitted. 1'b1: Clock is free running even if no command or data is transmitted. (The clock may still be stopped when MSDC write data are not enough or no space for the next read data.)
0	MSDC	MSDC	Selects MS/SD mode Configures the controller as the host of memory stick or as the host of SD/MMC memory card. The default value is configuring the controller as the host of memory stick. 1'bo: Configure the controller as the host of memory stick 1'b1: Configure the controller as the host of SD/MMC memory card

11250004 MSDC IOCON **MSDC IO Configuration Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name									R_D7 SMP	R_D6 SMP	R_D5 SMP	R_D4 SMP	R_D3 SMP	R_D2 SMP	R_D1 SMP	R_Do SMP
Type									RW	RW	RW	RW	RW	RW	RW	RW
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			W_D3 SMP	W_D2 SMP	W_D1 SMP	W_Do SMP	W_D SMPL	W_D SMPL			R_D SMPL		D_DL YLN E_SE	R_D SMPL	R_SM PL	SDR1 o4_C LK_S EL
Type			RW	RW	RW	RW	RW	RW			RW		RW	RW	RW	RW
Reset			0	0	0	0	0	0			0		0	0	0	0

Bit(s)	Mnemonic	Name	Description
23	RD7SPL	R_D7_SMPL	Selects read data 7 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
22	RD6SPL	R_D6_SMPL	Selects read data 6 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
21	RD5SPL	R_D5_SMPL	Selects read data 5 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
20	RD4SPL	R_D4_SMPL	Selects read data 4 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
19	RD3SPL	R_D3_SMPL	Selects read data 3 sample This bit is only valid when bit 5 is on. 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge
18	RD2SPL	R_D2_SMPL	Selects read data 2 sample This bit is only valid when bit 5 is on.

Bit(s)	Mnemonic	Name	Description
17	RD1SPL	R_D1_SMPL	1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge Selects read data 1 sample This bit is only valid when bit 5 is on.
16	RDoSPL	R_Do_SMPL	1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge Selects read data 0 sample This bit is only valid when bit 5 is on.
13	WD3SPL	W_D3_SMPL	1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge Selects SDIO interrupt sample This bit is only valid when bit 9 is on.
12	WD2SPL	W_D2_SMPL	1'bo: Sample SDIO interrupt by external bus clock rising edge 1'b1: Sample SDIO interrupt by external bus clock falling edge Selects SDIO interrupt sample This bit is only valid when bit 9 is on.
11	WD1SPL	W_D1_SMPL	1'bo: Sample SDIO interrupt by external bus clock rising edge 1'b1: Sample SDIO interrupt by external bus clock falling edge Selects SDIO interrupt sample This bit is only valid when bit 9 is on.
10	WDoSPL	W_Do_SMPL	1'bo: Sample SDIO interrupt by external bus clock rising edge 1'b1: Sample SDIO interrupt by external bus clock falling edge Selects CRC status and SDIO interrupt sample This bit is only valid when bit 9 is on.
9	WDSPLSEL	W_D_SMPL_SEL	1'bo: Sample CRC Status and SDIO interrupt by external bus clock rising edge 1'b1: Sample CRC Status and SDIO interrupt by external bus clock falling edge Selects data line rising/falling latch fine-tuning in write transaction 1'bo: All data line share one value indicated by MSDC_IOCON.W_D_SMPL 1'b1: Each data line has its own selection value indicated by Data line 0: MSDC_IOCON.W_Do_SMPL Data line 1: MSDC_IOCON.W_D1_SMPL Data line 2: MSDC_IOCON.W_D2_SMPL Data line 3: MSDC_IOCON.W_D3_SMPL
8	WDSPL	W_D_SMPL	1'bo: Sample CRC Status and SDIO interrupt by external bus clock rising edge 1'b1: Sample CRC Status and SDIO interrupt by external bus clock falling edge Selects CRC status and SDIO interrupt sample
5	RDSPLSEL	R_D_SMPL_SEL	1'bo: Sample CRC Status and SDIO interrupt by external bus clock rising edge 1'b1: Sample CRC Status and SDIO interrupt by external bus clock falling edge Selects data line rising/falling latch fine-tuning in read transaction 1'bo: All data line share one value indicated by MSDC_IOCON.R_D_SMPL 1'b1: Each data line has its own selection value indicated by Data line 0: MSDC_IOCON.R_Do_SMPL Data line 1: MSDC_IOCON.R_D1_SMPL Data line 2: MSDC_IOCON.R_D2_SMPL Data line 3: MSDC_IOCON.R_D3_SMPL

Bit(s)	Mnemonic	Name	Description
3	DDLSEL	D_DLYLINE_SEL	<p>Data line 4: MSDC_IOCON.R_D4_SMPL Data line 5: MSDC_IOCON.R_D5_SMPL Data line 6: MSDC_IOCON.R_D6_SMPL Data line 7: MSDC_IOCON.R_D7_SMPL</p> <p>Selects data line delay line fine-tuning 1'bo: All data line share one delay selection value indicated by PAD_TUNE.PAD_DAT_RD_RXDLY 1'b1: Each data line has its own delay selection value indicated by Data line 0: DAT_RD_DLY0.DAT0_RD_DLY Data line 1: DAT_RD_DLY0.DAT1_RD_DLY Data line 2: DAT_RD_DLY0.DAT2_RD_DLY Data line 3: DAT_RD_DLY0.DAT3_RD_DLY Data line 4: DAT_RD_DLY1.DAT4_RD_DLY Data line 5: DAT_RD_DLY1.DAT5_RD_DLY Data line 6: DAT_RD_DLY1.DAT6_RD_DLY Data line 7: DAT_RD_DLY1.DAT7_RD_DLY</p>
2	RDSPL	R_D_SMPL	<p>Selects read data sample 1'bo: Sample read data by external bus clock rising edge 1'b1: Sample read data by external bus clock falling edge</p>
1	RSPL	R_SMPL	<p>Selects command response sample 1'bo: Sample response by external bus clock rising edge 1'b1: Sample response by external bus clock falling edge</p>
0	SDR104CKS	SDR104_CLK_SEL	<p>SDR104 SCLK output clock control Only used when MSDC_CFG[17:16] CARD_CK_MODE is 2'b01. 1'bo: Bus clock output equals inverted msdc_src_ck 1'b1: Bus clock output equals msdc_src_ck</p>

11250008 MSDC_PS **MSDC Pin Status Register** **81FF0002**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name	SD_WP							CMD	DAT									
Type	RU							RU	RU									
Reset	1							1	1	1	1	1	1	1	1	1		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	CDDEBOUNCE														CDSTS	CDEN		
Type	RW														RU	RW		
Reset	0	0	0	0											1	0		

Bit(s)	Mnemonic	Name	Description
31	SDWP	SD_WP	<p>Write Protection switch status on SD memory card Shows the status of Write Protection switch on SD memory card. There is no default reset value. The pin WP (Write Protection) is only useful when the controller is configured for SD memory card. 1'bo: Write Protection switch on. Memory card is desired to be write-protected. 1'b1: Write Protection switch off. Memory card is writable.</p>
24	CMD	CMD	<p>Command line status Reflects the command line value of MSDC bus.</p>

Bit(s)	Mnemonic	Name	Description
23:16	DAT	DAT	Data line status Reflects the data line value of MSDC bus (8-bit).
15:12	CDDDBCE	CDDEBOUNCE	Card detection de-bounce timer Specifies time interval for card detection de-bounce. Default value: 0, meaning the de-bounce interval is one 32kHz cycle. The interval will extend one cycle time of 32kHz by increasing the counter by 1.
1	CDSTS	CDSTS	Card detection status 1'b1: Card detection pin status is logic high.
0	CDEN	CDEN	Enables card detection Controls card detection circuit. 1'b0: Disable card detection 1'b1: Enable card detection

1125000C MSDC_INT **MSDC Interrupt Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													DMA_PROTECT	GPD_CS_ERR	BD_CS_ERR	
Type													W1C	W1C	W1C	
Reset													0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	SD_DATA_CRCERR	SD_DATTO	DMA_XFER_DONE	SD_XFER_COMPLETE	SD_CSTS	SD_RESP_CRCERR	SD_CMDT0	SD_CMDRDY		DMA_QEMPTY	SD_AUTO_CMD_ESP_CRCERR	SD_AUTO_CMDT0	SD_AUTO_CMDRDY		MSD_CDSERR	MMC_IRQ
Type	W1C	W1C	W1C	W1C	RU	W1C	W1C	W1C		W1C	W1C	W1C	W1C		W1C	W1C
Reset	0	0	0	0	0	0	0	0		0	0	0	0		0	0

Bit(s)	Mnemonic	Name	Description
19	DMAPROTECT	DMA_PROTECT	There is write operation to DMA start address, length, start bit or the last buf bit.
18	GPDCSERR	GPD_CS_ERR	GPD checksum error detected
17	BDCSERR	BD_CS_ERR	BD checksum error detected
15	SDDCRCERR	SD_DATA_CRCERR	SD data CRC error interrupt Indicates MS/SD controller detects a CRC error after reading a block of data from the DAT line or SD/MMC signals a CRC error after writing a block of data to the DAT line. 1'bo: Otherwise 1'b1: MS/SD controller detects a CRC error after reading a block of data from the DAT line or SD/MMC signals a CRC error after writing a block of data to the DAT line.
14	SDDTO	SD_DATTO	SD data timeout interrupt Indicates SD/MMC controller detects a timeout condition while waiting for data token on the DAT line. This bit is for both data read and data write. For SD data read, timeout will occur when the read data are not presented. For SD data write, timeout will occur when the write data CRC status is not presented if PATCH_BIT[30] DETECT_WR_CRC_TIMEOUT = 1.

Bit(s)	Mnemonic	Name	Description
13	DMAXFDNE	DMA_XFER_DONE	<p>1'b0: Otherwise 1'b1: SD/MMC controller detects a timeout condition while waiting for data token on the DAT line.</p> <p>DMA transfer done interrupt Indicates status of data block transfer. 1'b0: Otherwise 1'b1: A data block is successfully transferred.</p>
12	SDXFCPL	SD_XFER_COMPLETE	<p>SD data transfer completed interrupt Indicates transaction which contains data that are completed. While performing tuning procedure (Execute Tuning is set to 1), SD_XFER_COMPLETE is not set to 1.</p>
11	SDCSTS	SD_CSTS	<p>SD CSTA update interrupt Indicates any bit in register SDC_CSTA is active. The register bit will be set to 1. SW should clear SDC_CSTA, and this bit will be de-asserted automatically. 1'b0: No SD memory card interrupt 1'b1: SD memory card interrupt exists.</p>
10	SDRCRCER	SD_RESP_CRCERR	<p>SD command CRC error interrupt Indicates SD/MMC controller detects a CRC error after reading a response from the CMD line. 1'b0: Otherwise 1'b1: SD/MMC controller detects a CRC error after reading a response from the CMD line.</p>
9	SDCTO	SD_CMDTO	<p>SD command timeout interrupt Indicates SD/MMC controller detects a timeout condition while waiting for a response on the CMD line. 1'b0: Otherwise 1'b1: SD/MMC controller detects a timeout condition while waiting for a response on the CMD line.</p>
8	SDCRDY	SD_CMDRDY	<p>SD command ready interrupt For the command without response, the register bit will be 1 once the command is completed on SD/MMC bus. For command with response without busy, the register bit will be 1 whenever the command is issued onto SD/MMC bus and its corresponding response is received without CRC error. For command with response with busy in DATo, the register bit will be 1 whenever the command is issued onto SD/MMC bus and its corresponding response is received without CRC error and the DATo transitioned from busy to idle. 1'b0: Otherwise 1'b1: Command finished successfully without a CRC error</p>
6	DMAQEPTY	DMA_Q_EMPTY	<p>DMA queue empty interrupt Indicates the current DMA queue is empty. Only for descriptor mode and enhance mode.</p>
5	SDACDRRCER	SD_AUTOCMD_RESP_CRCERR	<p>SD auto command CRC error interrupt Set when detecting a CRC error in the auto command response.</p>
4	SDACDCTO	SD_AUTOCMD_CMDTO	<p>SD auto command timeout interrupt Set if no response is returned within a specified cycles (64T in spec) from the end bit of auto command.</p>
3	SDACDCRDY	SD_AUTOCMD_CMDRDY	<p>SD auto command ready interrupt Set if auto command is executed without CRC error or timeout.</p>
1	MSDCCDSC	MSDC_CDSC	<p>MSDC card detection status change interrupt Indicates if any interrupt for memory card insertion/removal exists. Whenever memory card is</p>

Bit(s)	Mnemonic	Name	Description
0	MMCIHQ	MMC_IRQ	<p>inserted or removed and card detection circuit is enabled, i.e. register bit CDEN in register MSDC_PS is set to 1, the register bit will be set to 1. It will be reset when the register is read.</p> <p>1'bo: Otherwise 1'b1: Card is inserted or removed.</p> <p>MMC card interrupt 1'bo: Otherwise 1'b1: MMC card interrupt event occurs.</p>

11250010 MSDC_INTEN																MSDC Interrupt Enable Register																00000000															
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																															
Name													EN_DMA_PROTECT	EN_GPD_CS_ERR	EN_BD_CS_ERR																																
Type													RW	RW	RW																																
Reset													0	0	0																																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																															
Name	EN_SD_DATA_CRCERR	EN_SD_DATTO	EN_SD_DMA_XFER_DONE	EN_SD_XFER_COMPLETED	EN_SD_CSTA	EN_SD_REM_DTO	EN_SD_CDRDY	EN_SD_MDRDY	EN_SD_IOIRQ	EN_DMA_QEMPTY	EN_DMA_TOC	EN_DMA_TOC	EN_DMA_TOC		EN_MSDC_CDSERR	EN_MMC_IRQ																															
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW		RW	RW																															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0																															

Bit(s)	Mnemonic	Name	Description
19	ENDMAPROTECT	EN_DMA_PROTECT	<p>Enables DMA protection interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt</p>
18	ENGPDCSERR	EN_GPD_CS_ERR	<p>Enables GPD checksum error interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt</p>
17	ENBDCSERR	EN_BD_CS_ERR	<p>Enables BD checksum error interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt</p>
15	ENSDDCRCERR	EN_SD_DATA_CRCERR	<p>Enables SD data CRC error interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt</p>
14	ENSDDTO	EN_SD_DATTO	<p>Enables SD data timeout interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt</p>
13	ENDMAXFDNE	EN_SD_DMA_XFER_DONE	<p>Enables DMA transfer done interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt</p>
12	ENSXFCPL	EN_SD_XFER_COMPLETED	<p>Enables SD data transfer completed interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt</p>
11	ENSDCSTA	EN_SD_CSTA	<p>Enables SD CSTA update interrupt 1'bo: Disable interrupt 1'b1: Enable interrupt</p>

Bit(s)	Mnemonic	Name	Description
10	ENSDRCRCER	EN_SD_RESP_CRC_ERR	Enables SD command CRC error interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
9	ENSDDCTO	EN_SD_CMDTO	Enables SD command timeout interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
8	ENSDCRDY	EN_SD_CMDRDY	Enables SD command ready interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
7	ENSDIOIRQ	EN_SD_SDIOIRQ	Enables SD SDIO interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
6	ENDMAQEPTY	EN_DMA_Q_EMPTY	Enables DMA queue empty interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
5	ENSDACDRRCER	EN_SD_AUTOCMD_RESP_CRCERR	Enables SD auto command CRC error interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
4	ENSDACDCTO	EN_SD_AUTOCMD_CMDTO	Enables SD auto command timeout interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
3	ENSDACDCRDY	EN_AUTOCMD_CMDRDY	Enables SD auto command ready interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
1	ENMSDCCDSC	EN_MSDC_CDSC	Enables MSDC card detection status change interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt
0	ENMMCIRQ	EN_MMC_IRQ	Enables MMC card interrupt 1'b0: Disable interrupt 1'b1: Enable interrupt

11250014 MSDC FIFOC **MSDC FIFO Control and Status** 00000000
S **Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FIFO CLR								TXFIFO CNT							
Type	Ao								RU							
Reset	0								0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									RXFIFO CNT							
Type									RU							
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31	FIFOCLR	FIFOCLR	Clears embedded FIFO Write 1 to this bit to clear FIFO. It will become 0 when FIFO is cleared. SW needs to check this bit to make sure clearing FIFO sequence is done. This bit can be used when the data read/write sequence has error and needs to clear HW FIFO.
23:16	TXFIFOCNT	TXFIFOCNT	TX FIFO count for MSDC write

Bit(s)	Mnemonic	Name	Description
7:0	RXFIFOCNT	RXFIFOCNT	8'd0: No data in FIFO 8'd1: 1-byte data in FIFO 8'd2: 2-byte data in FIFO 8'd131: Max. 131-byte data in FIFO Others: Reserved RX FIFO count for MSDC read 8'd0: No data in FIFO 8'd1: 1-byte data in FIFO 8'd2: 2-byte data in FIFO 8'd131: Max. 131-byte data in FIFO Others: Reserved

11250018 MSDC_TXDAT **MSDC TX Data Port Register** **00000000**

A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PIO_TXDATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PIO_TXDATA															
Type	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	PIOTXDATA	PIO_TXDATA	PIO mode TXDATA port This register can be accessed by byte, half-word or word. This port can only be accessed in PIO mode. Otherwise, the transaction will be discarded.

1125001C MSDC_RXDAT **MSDC RX Data Port Register** **00000000**

A

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PIO_RXDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PIO_RXDATA															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	PIORXDATA	PIO_RXDATA	PIO mode RXDATA port This register can be accessed by byte, half-word or word. This port can only be accessed in PIO mode. Otherwise, the transaction will be discarded.

11250030 SDC_CFG **SD Configuration Register** **00100000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
------------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Name	DTOC										INT_AT_BLOCK_GAP	SDIO_INT_DET_EN	SDIO		BUSWIDTH	
Type	RW										RW	RW	RW		RW	
Reset	0	0	0	0	0	0	0	0			0	1	0		0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															WAKEUP_INS_EN	WAKEUP_SDIOWAKEUP_INT_EN
Type															RW	RW
Reset															0	0

Bit(s)	Mnemonic	Name	Description
31:24	DTOC	DTOC	<p>Data timeout counter The period from the end of the initial host read command or the last read data block in a multiple block read operation to the start bit of the next read data block requires at least two serial clock cycles. The counter is used to extend the period (Read Data Access Time) in unit of 1,048,576 serial clocks. 8'b00000000: Extend 1,048,576 more serial clock cycles 8'b00000001: Extend 1,048,576*2 more serial clock cycles 8'b00000010: Extend 1,048,576*3 more serial clock cycles 8'b11111111: Extend 1,048,576*256 more serial clock cycles</p>
21	INTBGP	INT_AT_BLOCK_G AP	<p>Interrupt at block gap This bit is valid only in 4-bit mode of the SDIO card and selects a sample point in the interrupt cycle. Set to 1 to enable interrupt detection at the block gap for a multiple block transfer. Set to 0 to disable interrupt detection during a multiple block transfer. If the SD card cannot signal an interrupt during a multiple block transfer, this bit should be set to 0. When the host driver detects an SD card insertion, it will set up this bit according to the CCCR of the SDIO card. 1'b0: Disable interrupt detection at block gap 1'b1: Enable interrupt detection at block gap</p>
20	SDIOIDE	SDIO_INT_DET_E N	<p>Enables SDIO interrupt detection Informs SD controller to sense the SDIO interrupt. 1'b0: Disable SDIO interrupt detection 1'b1: Enable SDIO interrupt detection if the SDIO bit is also on</p>
19	SDIO	SDIO	<p>SDIO mode enable bit Enables support to sense the SDIO interrupt and disables R4 response CRC check for SDIO card. 1'b0: Disable SDIO mode 1'b1: Enable SDIO mode</p>
17:16	BUSWD	BUSWIDTH	<p>Configures bus width Defines SD/MMC bus width. 2'b00: 1 bit mode 2'b01: 4 bit mode 2'b10: 8 bit mode 2'b11: Reserved</p>
1	ENWKUPINS	WAKEUP_INS_EN	<p>Card status change wakeup event enable bit</p>

Bit(s)	Mnemonic	Name	Description
0	ENWKUPSDIOINT	WAKEUP_SDIOINT_EN	1'bo: Disable wakeup event for card status change 1'b1: Enable wakeup event for card status change SDIO card interrupt wakeup event enable bit 1'bo: Disable wakeup event for SDIO card interrupt 1'b1: Enable wakeup event for SDIO card interrupt

11250034 SDC_CMD SD Command Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					LEN											
Type					RW											
Reset					0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	GO_IRQ	STOP	RW	DTYPE						BREAK	CMD					
Type	RW	RW	RW	RW						RW	RW					
Reset	0	0	0	0	0					0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
27:16	LEN	LEN	Length Defines the length of one block (unit: byte) in a data transaction of block mode or the data length (unit: byte) in data transaction of byte mode. The maximal value of block length is 2,048 bytes. 12'b000000000000: Reserved 12'b000000000001: Block length is 1 byte 12'b000000000010: Block length is 2 bytes. 12'b011111111111: Block length is 2047 bytes. 12'b100000000000: Block length is 2048 bytes.
15	GO_IRQ	GO_IRQ	GO_IRQ command Indicates if the command is GO_IRQ_STATE (CMD40) and used only for MMC protocol. If the command is GO_IRQ_STATE, the period between command token and response token will not be limited. 1'bo: The command is not GO_IRQ_STATE. 1'b1: The command is GO_IRQ_STATE.
14	STOP	STOP	Stop command Indicates if the command is a stop transmission command. It should be set to 1 when CMD12 (SD/MMC) or CMD52 with I/O abort (SDIO) is to be issued. 1'bo: The command is not a stop transmission command. 1'b1: The command is a stop transmission command.
13	RW	RW	Selects command read write Defines the command is a read command or write command. The register bit is valid only when the command causes a transaction with data token. 1'bo: The command is a read command. 1'b1: The command is a write command.
12:11	DTYPE	DTYPE	Selects data block Defines data token type for the command. 2'b00: No data token for the command 2'b01: Single block transaction (only available in block mode) 2'b10: Multiple block transaction (only available in block mode)

Bit(s)	Mnemonic	Name	Description
9:7	RSPTYP	RSPTYP	2'b11: Stream operation. Should only be used in MMC protocol (only available in block mode). Command response type 3'b000: This command has no response. 3'b001: The command has R1/R5/R6/R7 response. The response token is 48-bit with CRC check (for SD/MMC/SDIO)(excluding SDIO abort command) 3'b010: The command has R2 response. The response token is 136-bit (for SD/MMC). 3'b011: The command has R3 response. The response token is 48-bit response, no CRC check (for SD/MMC). 3'b100: The command has R4 response. The response token is 48-bit without CRC check (for SDIO); the response token is 48-bit with CRC check (for MMC). 3'b111: The command has R1b response. The response token is 48-bit (for SD/MMC/SDIO).
6	BREAK	BREAK	Aborts pending MMC GO_IRQ command Only valid for a pending GO_IRQ_MODE command waiting for MMC interrupt response. 1'bo: Not a beak command 1'b1: Break a pending MMC GO_IRQ_MODE command in the controller
5:0	CMD	CMD	SD memory card command

11250038 SDC_ARG SD Argument Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ARG															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ARG															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ARG	ARG	Memory card controller argument register

1125003C SDC_STS SD Status Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MMC_STRE AM_W R_CO MPL															CMD_W R_B USY
Type	RU															W1C
Reset	0															0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name															CMDB USY	SDCB USY
Type															RU	RU
Reset															0	0

Bit(s)	Mnemonic	Name	Description
31	MMCSWRCP_L	MMC_STREAM_WR_COMPL	MMC stream mode write data are all flushed to MMC card SW can use this bit to confirm the last write data are flushed to MMC then issue STOP command. This bit is only valid when the command SDC_CMD.DTYPE=2'b11. 1'b0: Last data are partially inside MSDC. 1'b1: Flush last data to MMC card
16		CMD_WR_BUSY	
1	CMDBSY	CMDBUSY	SD command line busy status SW should always read this bit to make sure the command line is not busy before sending the next command. If the command is R1B or data read/write command, SW should check the SDCBUSY bit too. Note: When auto command 12 is enabled, this bit will be asserted immediately after SDC_CMD is written and de-asserted after auto-command 12 is finished. 1'b0: No transmission is going on CMD line on SD bus. 1'b1: There is transmission going on CMD line on SD bus.
0	SDCBSY	SDCBUSY	SD controller busy status 1'b0: SD controller is idle. 1'b1: SD controller is busy.

11250040 SDC_RESP0 SD Response Register 0 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP0															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP0															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP0	RESP0	Memory card controller response register 0

11250044 SDC_RESP1 SD Response Register 1 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP1															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP1	RESP1	Memory card controller response register 1

11250048 SDC RESP2 **SD Response Register 2** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP2															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP2															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP2	RESP2	Memory card controller response register 2

1125004C SDC RESP3 **SD Response Register 3** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RESP3															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RESP3															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	RESP3	RESP3	Memory card controller response register 3

11250050 SDC BLK NUM **SD Block Number Register** **00000001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BLOCK_NUMBER															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	BLOCK_NUMBER															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Mnemonic	Name	Description
31:0	BLKNUM	BLOCK_NUMBER	Memory card controller block number Indicates block number of data transaction. 32'd0: Reserved 32'd1: 1 data block 32'd2: 2 data block 32'd3: 3 data block 32'hfffffff: 4GB-1 data block

11250054 SDC VOL CH **SD Voltage Change Wait Time** **00000145**

G																
Register																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s) Name	Description
-------------	-------------

11250058 SDC CSTS **SD Card Status Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CSTS															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CSTS															
Type	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CSTS	CSTS	CSTS The card status field in the response R1 or R1b field. Each bit can be written 1 to clear individually.

1125005C SDC CSTS E **SD Card Status Enable Register** **00000000**
N

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CSTS_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CSTS_EN															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	CSTS_EN	CSTS_EN	CSTS_EN Controls which bit of CSTA will generate MSDC_INT.SDCSTA.

11250060 SDC DATCRC **SD Card Data CRC Status** **00000000**
STS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DAT_CRCSTS_POS															
Type	RU															
Reset									0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
7:0	DCSSP	DAT_CRCSTS_POS	MSDC read DATA CRC status Reflects CRC status of data line[7:0]. Only for MSDC read. 1'b0: No CRC error 1'b1: CRC error

11250080 SD ACMD RE **SD ACMD Response Register** **00000000**
SP

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	AUTOCMD_RESP															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AUTOCMD_RESP															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ACMDRESP	AUTOCMD_RESP	SD auto command response register Stores the response[39:8] of ACMD12/ACMD23/ACMD19.

11250084 SD ACMD19 **SD ACMD19 Target Register** **00000000**
TRG

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

11250088 SD ACMD19 **SD ACMD19 Status Register** **00000000**
STS

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																

Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

1125008C **DMA_SA_HIG** **00000000**
H4BIT **DMA Current Address Resgiter**
of High 4 Bits

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name													DMA_SURREADDR_HIG H4BIT			
Type													RW			
Reset													0	0	0	0

Bit(s)	Mnemonic	Name	Description
3:0	DMASAHIGH4BIT	DMA_SURREADDR_HIG4BIT	Sets up high 4-bit address of start address because 64G DRAM needs 36-bit address

11250090 **DMA_SA** **00000000**
DMA Start Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_STR_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_STR_ADDR															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	DMASA	DMA_STR_ADDR	Start address of the DMA address Sets up the start address of the DMA. In DMA basic mode, this field indicates the source or destination address of the data transfer which depends on the command. In descriptor base DMA, this is the descriptor chain start address.

11250094 **DMA_CA** **00000000**
DMA Current Address Register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DMA_CURR_ADDR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DMA_CURR_ADDR															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	DMACA	DMA_CURR_ADDR	Current address of the DMA address Reads the current address of the DMA descriptor chain.

11250098 DMA_CTRL DMA Control Register 00006008

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		BURST_SIZE			DMA_SPLIT_1K	LAST_BUF	DMA_ALIGN	DMA_MODE					AHB_READYM	DMA_RESUME	DMA_STOP	DMA_START
Type		RW			RW	RW	RW	RW					RO	WO	Ao	WO
Reset		1	1	0	0	0	0	0					1	0	0	0

Bit(s)	Mnemonic	Name	Description
14:12	BSTSZ	BURST_SIZE	DMA burst size Specifies the maximum transfer bytes allowed at the device per DMA burst. This field cannot be modified when the DMA status is 1. 3'd3: 8 bytes 3'd4: 16 bytes 3'd5: 32 bytes 3'd6: 64 bytes Other: Reserved
11	SPLIT1K	DMA_SPLIT_1K	Specifies split burst when crossing 1K boundry address 1'b0: 1K boundary is not split. 1'b1: 1K boundary is split.
10	LASTBF	LAST_BUF	Last buffer of the basic DMA mode Indicates the last buffer in the basic DMA mode.
9	DMAALIGN	DMA_ALIGN	Specifies address alignment burst size 1'b0: Not DAM burst size alignment 1'b1: DAM burst size alignment
8	DMAMOD	DMA_MODE	DMA operation mode Indicates operation mode of DMA. 1'b0: Basic DMA mode 1'b1: Descriptor base DMA mode
3	READYM	AHB_READYM	Only for debugging when DMA hangs SW checks if AHB bus is ok when GDMA hangs.
2	DMARSM	DMA_RESUME	DMA resume control register Resumes DMA transaction. Read always returns 0.
1	DMASTOP	DMA_STOP	DMA stop control register Stops DMA transaction. When SW issues STOP command, SW must wait for this bit to be de-asserted or DMA inactive to guarantee stop is done.
0	DMASTART	DMA_START	DMA start control register Starts DMA transaction. Read always returns 0.

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

1125009C DMA_CFG DMA Configuration Register 00000004

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																DMA_CHK_SUM_12B
Type																RW
Reset																0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			MSDC_ACTIVE_EN				AHB_HPROT_2_EN							LOCK_DISABLE	DMA_DSCP_CS_EN	DMA_STATUS
Type			RW				RW							RW	RW	RU
Reset			0	0			0	0						1	0	0

Bit(s)	Mnemonic	Name	Description
--------	----------	------	-------------

16	DMACHKSUM12B	DMA_CHK_SUM_12 B	Indicates GPD/BD checksum covers 16 bytes or 12 bytes 1'b0: GPD/BD checksum covers 16 bytes. 1'b1: GPD/BD checksum only covers 12 bytes.
13:12	MSDCACTIVEEN	MSDC_ACTIVE_EN	Indicates how to control msdc_active 2'bo0: Dynamic control msdc_active 2'bo1: msdc_active = 0 2'b10: msdc_active = 1 2'b11: Reserved
9:8	AHBHPROT2EN	AHB_HPROT_2_EN	Determines how to control hprot_2 pin of AHB bus AHB_HPROT_2_EN = 2'bo0 and basic DMA mode All the write transfers of a burst will be accessed by bufferable mode except for the last burst of DMA. AHB_HPROT2_2_EN=2'bo0 and descriptor DMA mode All the write transfers of a burst will be accessed by bufferable mode except for HW own update transfer. 2'bo0: Dynamic control hprot_2 2'bo1: hprot_2 = 0 2'b10: hprot_2 = 1
2	LOCKDISABLE	LOCK_DISABLE	Disables lock to improve EMI efficiency 1'b0: Enable AHB lock 1'b1: Disable AHB lock
1	DSCPCSEN	DMA_DSCP_CS_EN	Enables DMA descriptor checksum This bit is used to enable or disable the descriptor checksum validation function for the descriptor. This field cannot be modified when the DMA status is 1.
0	DMASTS	DMA_STATUS	DMA status Indicates the status of DMA. 1'b0: DMA engine is inactive. 1'b1: DMA engine is active.

112500A0 SW_DBG_SEL MSDC S/W Debug Selection Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBG_SEL															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
15:0	SWDBGSEL	DBG_SEL	Selects MSDC debugging Reserved.

112500A4 SW_DBG_OUT **MSDC S/W Debug Output Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DBG_OUT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	DBG_OUT															
Type	RU															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	SWDBGO	DBG_OUT	MSDC debug output 32-bit output selected by SW_DBG_SEL register

112500A8 DMA_LENGTH **DMA Length Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	XFER_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	XFER_SIZE															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	XFSZ	XFER_SIZE	DMA total transfer size Specifies the number of DMA transfer byte required for the movement of source data through DMA. This field is only valid in basic DMA mode.

112500B0 PATCH_BIT0 **MSDC Patch Bit Register 0** **403C0007**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EN_MC	DETE	SPC_ALW	SDIO_INT	SDC_CMD	SDC_CMD	SDC_CFG_WDOD					SDC_CFG_BSYDLY			SDIO_CFG	MSDC_BLK
	RV_R	R_CR	YS_P	_DLY	CMD	IDRT									_INT	NUM

	ESP	C_TI MEOU T	USH	_SEL	AIL SEL	_SEL									C_SE L	SEL	
Type	RW	RW	RW	RW	RW	RW	RW				RW				RW	RW	
Reset	0	1	0	0	0	0	0	0	0	0	1	1	1	1	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	MSDC FIF O_RD DIS						INT_DAT_LATCH _CK_SEL								DIS REFL ECT_ CMDW R_WH EN_B SY	EN_S DC_O DD_8	RALo
Type	RW						RW								RW	RW	RW
Reset	0						0	0	0					1	1	1	

Bit(s)	Mnemonic	Name	Description
31	PTCH31	EN_MMC_DRV_RES P	Enables MSDC always drives bus when outputting wake-up response (BREAK) 1'b0: Disable 1'b1: Enable
30	PTCH30	DETECT_WR_CRC_ TIMEOUT	Detects MSDC write data CRC phase timeout 1'b0: Does not detect CRC phase timeout 1'b1: Detect CRC phase timeout
29	PTCH29	SPC_ALWAYS_PUS H	SPC buffer push mechanism 1'b0: Push the buffer only when read transfer is on-going 1'b1: Always push the buffer
28	PTCH28	SDIO_INT_DLY_S EL	Selects SDIO interrupt latch time 1'b0: Latch the data line value in internal SDIO interrupt period 1'b1: Latch the data line value in 1 clock delay of internal SDIO interrupt period
27	PTCH27	SDC_CMD_CMDFAI L_SEL	Selects SDIO interrupt period recovery 1'b0: SDIO interrupt period will re-start after a CMD12 or CMD52 command is issued. 1'b1: SDIO interrupt period whenever DAT line is not busy.
26	PTCH26	SDC_CMD_IDRT_S EL	Selects SD identification response time The register bit indicates if the command has a response with NID (i.e. 5 serial clock cycles as defined in SD memory card Specification Part 1 Physical Layer Specification version 1.0) response time. The register bit is valid only when the command has a response token. Thus, the register bit must be set to 1 for CMD2 (ALL_SEND_CID) and ACMD41 (SD_APP_OP_CMD). 1'b0: Otherwise 1'b1: The command has a response with NID response time.
25:22	PTCH22	SDC_CFG_WDOD	SD write data output delay The period from finish of the response for the initial host write command or the last write data block in a multiple block write operation to the start bit of the next write data block requires at least two serial clock cycles. The register field is used to extend the period (Write Data Output Delay) in unit of one serial clock. 4'b0000: No extension 4'b0001: Extend 1 more serial clock cycle 4'b0010: Extend 2 more serial clock cycles 4'b1111: Extend 15 more serial clock cycles

Bit(s)	Mnemonic	Name	Description
21:18	PTCH18	SDC_CFG_BSYDLY	SD R1B busy detection mode The register field is only valid for the commands with R1b response. If the command has a response of R1b type, MS/SD controller must monitor the data line 0 for card busy status from the bit time that is two serial clock cycles after the command end bit to check if operations in SD/MMC Memory Card have finished. The register field is used to expand the time between the command end bit and end of detection period to detect card busy status. If time is up and there is no card busy status on data line 0, then the controller will abandon the detection. 4'b0000: No extension 4'b0001: Extend 1 more serial clock cycle 4'b0010: Extend 2 more serial clock cycles 4'b1111: Extend 15 more serial clock cycles
17	PTCH17	SDIO_CFG_INTC_SEL	Selects SDIO interrupt mode 1'b0: Only when data line [1] = 0 and then trigger SDIO interrupt event 1'b1: Only when data line [3:0] = 4'b1101 and then trigger SDIO interrupt event
16	PTCH16	MSDC_BLKNUM_SEL	Supports ACMD23 reliable/force prog feature 1'b0: Support ACMD23 reliable/force prog feature 1'b1: Does not support ACMD23 reliable/force prog feature
15	PTCH15	MSDC_FIFO_RD_DIS	Disables MSDC RXFIFO read 1'b0: Disable FIFO read permission to RXFIFO in PIO mode 1'b1: Enable FIFO read permission to RXFIFO in PIO mode
9:7	INTCKS	INT_DAT_LATCH_CK_SEL	Selects internal MSDC clock phase Total 8 stages, each stage can delay 1 clock period of msdc_src_ck.
2	PTCH02	DIS_REFLECT_CMDWR_WHEN_BSY	Enables SD command register write monitor 1'b0: Enable monitor function 1'b1: Disable monitor function
1	PTCH01	EN_SDC_ODD_8BIT_SUP	Enables SD odd number support for 8-bit data bus 1'b0: Disable 1'b1: Enable
0		RAL0	

112500B4 PATCH_BIT1 MSDC Patch Bit Register 1 FFFF0009

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MSDC_CK_SHBF_CKEN	MSDC_CK_RCTL_CKEN	MSDC_CK_WCTL_CKEN	MSDC_CK_SD_CKEN	MSDC_CK_ACMDC_CKEN	MSDC_CK_VOLD_CKEN	MSDC_CK_PSC_CKEN	MSDC_CK_SPC_CKEN	AHB_CK_GDMA_CKEN	RAL0			RAL1			ENABLE_SINGLERST
Type	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW			RW			RW
Reset	1	1	1	1	1	1	1	1	1	1			1	1		1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RES_E	RAL2	BIAS_EXT	BIAS_EN1	BIAS_TUNE_28NM			GET_CRC	GET_BUSY	CMD_RSP_TACNTR			WRDAT_CRCS_TA_CNTR			

	T_G D MA		BIAS _28N M	8IO _28N M		MAR G IN	_MA R GIN											
Type	RW	RW	RW	RW	RW				RW	RW	RW				RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1		

Bit(s)	Mnemonic	Name	Description
31	MSHBFCKEN	MSDC_CK_SHBFF_CKEN	msdc_src_ck clock enable bit for SHBFF 1'bo: Disable 1'b1: Enable
30	MRCTLCKEN	MSDC_CK_RCTL_CKEN	msdc_src_ck clock enable bit for RCTL 1'bo: Disable 1'b1: Enable
29	MWCTLCKEN	MSDC_CK_WCTL_CKEN	msdc_src_ck clock enable bit for WCTL 1'bo: Disable 1'b1: Enable
28	MSDCKEN	MSDC_CK_SD_CKEN	msdc_src_ck clock enable bit for SD 1'bo: Disable 1'b1: Enable
27	MACMDCKEN	MSDC_CK_ACMD_CKEN	msdc_src_ck clock enable bit for ACMD 1'bo: Disable 1'b1: Enable
26	MVOLDTCKEN	MSDC_CK_VOLDET_CKEN	msdc_src_ck clock enable bit for VOLDET 1'bo: Disable 1'b1: Enable
25	MPSCCKEN	MSDC_CK_PSC_CKEN	msdc_src_ck clock enable bit for PSC 1'bo: Disable 1'b1: Enable
24	MSPCCKEN	MSDC_CK_SPC_CKEN	msdc_src_ck clock enable bit for SPC 1'bo: Disable 1'b1: Enable
23	HGDMACKEN	AHB_CK_GDMA_CKEN	hclk_ck clock enable bit for GDMA 1'bo: Disable 1'b1: Enable
22		RAL0	
19:18		RAL1	
16	SINGLEBURST	ENABLE_SINGLE_BURST	AHB bus will not support incr1 burst type in the future. This will only affect AHB bus MSDC design, not AXI bus design. 1'bo: HW will send incr1 burst type. 1'b1: HW will send single burst type instead of incr1 type.
15	RESETGDMA	RESET_GDMA	SW can reset GDMA when design hangs. 1'b1: Reset GDMA 1'bo: Does not reset GDMA
14		RAL2	
13	BIAS28Ro	BIAS_EXTBIAS_28NM	28NM BIAS controller register 0
12	BIAS28R1	BIAS_EN18IO_28NM	28NM BIAS controller register 1
11:8	BIAS28R2	BIAS_TUNE_28NM	28NM BIAS controller register 2
7	GETCRCMARGIN	GET_CRC_MARGIN	Adds margin to get CRC status when card resp CRC does not match spec 2 cycle from endbit 1'bo: 8 cycles reserved to get CRC status from write data CRC endbit 1'b1: 16 cycles reserved to get CRC status from write data CRC endbit
6	GETBUSYMARGIN	GET_BUSY_MARGIN	Adds margin to get busy state of data0 1'bo: 1 cycle reserved to get busy state from SRC status endbit 1'b1: 3 cycles reserved to get busy state from SRC status

Bit(s)	Mnemonic	Name	Description
5:3	CMDTA	CMD_RSP_TA_CNTR	endbit CMD response turn around period Turn around cycle = CMD_RSP_TA_CNTR + 2 In USH104 mode, this register should be set to 1. In non-UHS104 mode, this register should be set to 0.
2:0	WRTA	WRDAT_CRCS_TA_CNTR	Write data and CRC status turn around period Turn around cycle = WRDAT_CRCS_TA_CNTR + 2 In USH104 mode, this register should be set to 1. In non-UHS104 mode, this register should be set to 0.

112500B8 PATCH_BIT2 MSDC Patch Bit Register 2 14801803

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	CRCSTS_LATCH_EN_SEL			CFG_CRCS_TS	CFG_CRCSTS_CNT		CFG_CRCS_TS_EDGE	CFG_CRCS_TS_SEL	POP_EN_CNT				RALo	RESP_LATCH_EN_SEL		
Type	RW			RW	RW		RW	RW	RW				RW	RW		
Reset	0	0	0	1	0	1	0	0	1	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CFG_RESP	CFG_RESP_CNT			INTC_RESP_SEL	RAL1	CFG_RDAT	CFG_RDAT_CNT				RESP_WAIT_CNT	SUPPORT_64G	ENHANCE_WAIT_GPD		
Type	RW	RW			RW	RW	RW	RW				RW	RW	RW		
Reset	0	0	0	1	1	0	0	0	0	0	0	0	0	0	1	1

Bit(s)	Mnemonic	Name	Description
31:29	CRCSTSENSEL	CRCSTS_LATCH_EN_SEL	Configures latch CRC status enable signal for async FIFO in eMMC4.5 3'b000: Latch CRC status enable signal does not delay. 3'b001: Latch CRC status enable signal delays 1T msdc_ck. 3'b010: Latch CRC status enable signal delays 2T msdc_ck. 3'b011: Latch CRC status enable signal delays 3T msdc_ck. 3'b111: Latch CRC status enable signal delays 7T msdc_ck.
28	CFGCRCS	CFG_CRCS	Configures CRC status path selection This setting only uses eMMC4.5 feature. 1'b0: Latch CRC status select delay-line path 1'b1: Latch CRC status select async FIFO path
27:26	CFGCRCS_CNT	CFG_CRCS_CNT	Configures the number of data pushed in async FIFO until starting to pop out data from async FIFO Min. setting: 1. Do not set it to 0. This setting only uses eMMC4.5 feature. 2'b00: Push 0 data in async FIFO when starting to pop out data from async FIFO 2'b01: Push 1 data in async FIFO when starting to pop out data from async FIFO 2'b10: Push 2 data in async FIFO when starting to pop out data from async FIFO 2'b11: Push 3 data in async FIFO when starting to pop out data from async FIFO
25	CFGCRCS_EDGE	CFG_CRCS_EDGE	Configures to use rising async FIFO or falling async FIFO

Bit(s)	Mnemonic	Name	Description
			1'bo: Async FIFO latch CRC status uses rising async FIFO. 1'b1: Async FIFO latch CRC status uses falling async FIFO.
24		CFG_CRCSTS_SEL	Configures async FIFO path selection 1'bo: Use normal path in async FIFO 1'b1: Use 2DFF path in async FIFO
23:20	POPENCNT	POP_EN_CNT	Pop enable counter Defines how many write pointer and the read pointer margins begin to pop data transfer
19		RALo	
18:16	RESPSTSENSEL	RESP_LATCH_EN_SEL	Configures latch CMD response enable signal for async FIFO in eMMC45 3'b000: Latch CMD response enable signal does not delay. 3'b001: Latch CMD response enable signal delays 1T msdc_ck. 3'b010: Latch CMD response enable signal delays 2T msdc_ck. 3'b011: Latch CMD response enable signal delays 3T msdc_ck. 3'b111: Latch CMD response enable signal delays 7T msdc_ck.
15	CFGRESP	CFG_RESP	Configures CMD response path selection This setting only uses eMMC4.5 feature. 1'bo: Latch CMD response select async FIFO path 1'b1: Latch CMD response select delay-line path
14:12	CFGRESPCNT	CFG_RESP_CNT	Configures the number of data pushed in async FIFO until starting to pop out data from async FIFO Min. setting: 1. Do not set it to 0. This setting only uses eMMC4.5 feature. 3'b000: Push 0 data in async FIFO when starting to pop out data from async FIFO 3'b001: Push 1 data in async FIFO when starting to pop out data from async FIFO 3'b111: Push 7 data in async FIFO when starting to pop out data from async FIFO
11	INTCRESPSEL	INTC_RESP_SEL	Configures BREAK command async FIFO path 1'bo: Use normal path in async FIFO 1'b1: Use 2DFF path in async FIFO
10		RAL1	
9	CFGRDAT	CFG_RDAT	Configures read data path 1'bo: Read data path bypasses delay line 1'b1: Read data path through delay line
8:4	CFGRDATCNT	CFG_RDAT_CNT	Configures read data path delay line
3:2	RESPWAITCNT	RESP_WAIT_CNT	Configures CMD response timeout Timeout cycle = 65T + 16*RESP_WAIT_CNT 2'b00: CMD response timeout is 65T. 2'b01: CMD response timeout is 65T+16*1T. 2'b01: CMD response timeout is 65T+16*2T. 2'b01: CMD response timeout is 65T+16*3T.
1	SUPPORT64G	SUPPORT_64G	Supports high 64G DRAM space access or not 1'b1: Support 64G DRAM access 1'bo: Does not support 64G DRAM access
0	ENHANCEGPD	ENHANCE_WAIT_GPD	If SW clears int when GPD update is not finished, design will hang. Set this bit to 1 to avoid this issue in enhance write

Bit(s)	Mnemonic	Name	Description
			mode. 1'b1: Use new HW code for updating GPD in enhance mode 1'bo: Use old HW code

112500C0 DAT0 TUNE **00000000**
CR **DAT0 Tune Result Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112500C4 DAT1 TUNE **00000000**
CR **DAT1 Tune Result Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112500C8 DAT2 TUNE **00000000**
CR **DAT2 Tune Result Register**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112500CC DAT3 TUNE **00000000**
CR **DAT3 Tune Result Register**

CRC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112500D0 CMD TUNE_C **CMD Tune Result Register** 00000000

RC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112500D4 SDIO TUNE WIND **SDIO Tune Window Register 0** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name																
Type																
Reset																

Bit(s)	Name	Description
--------	------	-------------

112500F0 DAT RD DLY **MSDC Data Delay Line Register 0** 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Name				DAT0_RD_DLY									DAT1_RD_DLY					
Type				RW									RW					
Reset				0	0	0	0	0				0	0	0	0	0		
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name				DAT2_RD_DLY									DAT3_RD_DLY					
Type				RW									RW					

Reset				0	0	0	0	0				0	0	0	0	0
-------	--	--	--	---	---	---	---	---	--	--	--	---	---	---	---	---

Bit(s)	Mnemonic	Name	Description
28:24	DAT0RDDLY	DAT0_RD_DLY	Controls DAT0 pad RX delay line (for MSDC RD) Total 32 stages.
20:16	DAT1RDDLY	DAT1_RD_DLY	Controls DAT1 pad RX delay line (for MSDC RD) Total 32 stages.
12:8	DAT2RDDLY	DAT2_RD_DLY	Controls DAT2 pad RX delay line (for MSDC RD) Total 32 stages.
4:0	DAT3RDDLY	DAT3_RD_DLY	Controls DAT3 pad RX delay line (for MSDC RD) Total 32 stages.

112500F4 DAT RD DLY MSDC Data Delay Line Register 00000000
1 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	DAT4_RD_DLY										RAL0	DAT6_RD_DLY				
Type	RO										RW	RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RAL1		RAL2		DAT7_RD_DLY					RAL3						
Type	RO		RW		RW					RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:22	DAT4RDDLY	DAT4_RD_DLY	Controls DAT4 pad RX delay line (for MSDC RD) Total 32 stages.
21	DAT5RDDLY	RAL0	Controls DAT5 pad RX delay line (for MSDC RD) Total 32 stages.
20:16	DAT6RDDLY	DAT6_RD_DLY	Controls DAT6 pad RX delay line (for MSDC RD) Total 32 stages.
15:14		RAL1	
13		RAL2	
12:8	DAT7RDDLY	DAT7_RD_DLY	Controls DAT7 pad RX delay line (for MSDC RD) Total 32 stages.
7:0		RAL3	

112500F8 HW DBG SEL MSDC H/W Debug Selection Register 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RAL0			HW_DBG3_SEL					RAL1			HW_DBG2_SEL				
Type	RO			RW					RO			RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RAL2			HW_DBG1_SEL					RAL3			HW_DBG0_SEL				
Type	RO			RW					RO			RW				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:29	DBGWSEL	RAL0	Selects HW debug output for wrapper 0: Original debug pins 1: Wrapper debug pins
28:24 23:21	DBG3SEL	HW_DBG3_SEL RAL1	Selects HW debug output
20:16 15:13	DBG2SEL	HW_DBG2_SEL RAL2	Selects HW debug output
12:8 7:5	DBG1SEL	HW_DBG1_SEL RAL3	Selects HW debug output
4:0	DBG0SEL	HW_DBG0_SEL	Selects HW debug output

11250100 MAIN_VER **MSDC Main Version Register** **20140512**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MAIN_VER															
Type	RO															
Reset	0	0	1	0	0	0	0	0	0	0	1	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MAIN_VER															
Type	RO															
Reset	0	0	0	0	0	1	0	1	0	0	0	1	0	0	1	0

Bit(s)	Mnemonic	Name	Description
31:0	MAINVER	MAIN_VER	Main version

11250104 ECO_VER **MSDC ECO Version Register** **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ECO_VER															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ECO_VER															
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Mnemonic	Name	Description
31:0	ECOVER	ECO_VER	ECO version