

# MZSC2AM\_(LINARO 96) Rev:0.3


PAGE	TITLE
01	COVER SHEET
02	BLOCK DIAGRAM
03	DDR_CH0_CPU
04	DDR_CH1_CPU
05	DDR_CH0_DIMM_1
06	DDR_CH0_DIMM_2
07	DDR_CH1_DIMM_1
08	DDR_CH1_DIMM_2
09	SPI FLASH & EMMC
10	CPU STRAP, PM, I2C & HUART
11	CPU CLK & EXPANSION CN
12	UART to USB
13	CPU POWER_1
14	CPU POWER_2
15	ETHERNET RTL8211E_1
16	ETHERNET RTL8211E_2
17	ETHERNET RTL8211E_3
18	PCIE SW ASM1184E
19	PCIEx16 CONNECTOR
20	PCIe to SATA ASM1061
21	PCIe to USB3.0_uPD720201_1
22	PCIe to USB3.0_uPD720201_2
23	ATX
24	Power P0V95 & P_USB3VDD10
25	POWER_P2V5 & P1V8
26	POWER_P1V2 & DDR4VTT
27	POWER_P1V2-DDR
28	POWER_P1V8-DDR
29	POWER_P1V8-PCIE
30	POWER_P0V95-PCIE

PAGE	TITLE
31	POWER_P2V5-DDR
32	POWER_DDR4VTT-DDR
33	GPIO & SMBus Table
34	SCREW HOLE & COUPON
35	POWER MAP
36	REVISION HISTORY






<b>GIGABYTE TECHNOLOGY CORPORATION</b>			
Title	COVER		
Size	Document Number	MZSC2AM_(LINARO 96)	Rev 0.3
Date	Monday, January 15, 2018	Sheet	1 of 36

SoC




C  
4  
9  
V  
6  
9  
0  
1  
A  
0  
0  
0  
N  
L  
G  
I

# DDR4 CH0 CONTROL



# DDR4 CH1 CONTROL




DDR1\_MVREFI

DDR1\_PZCTRL

DDR1\_DTO0

DDR1\_DTO1

DDR1\_ATO





**GIGABYTE TECHNOLOGY CORPORATION**

Title: **DDR\_CH1\_CPU**


Size: Document Number: **MZSC2AM\_(LINARO 96)** Rev: **0.3**

Date: **Monday, January 15, 2018** Sheet: **4** of **36**











20171102  
Change the DIMM COLOR to be GREEN

20171102  
Change the DIMM COLOR to be GREEN



S  
A  
[  
2  
:  
0  
]=  
3  
d



**GIGABYTE TECHNOLOGY CORPORATION**


Title: **DDR\_CH1\_DIMM\_2**

Size: Document Number: **MZSC2AM\_(LINARO 96)** Rev: **0.3**

Date: **Monday, January 15, 2018** Sheet: **8** of **36**




20171102  
Modify the HSSPI0&CS01,  
and connect them to EEPROM



20171117  
Modify SPI


20171117  
Modify SPI



SPI- NOR FLASH

20171102  
DELETE TP38-TP41,  
and connect these signals to LS connector

20171102  
Add SPI EEPROM  
(MX25L512EMC-20G or MX25L512EMI-10G)



MX25U51245GMI00 1.8V, 512Mbit, x1/x2/x4, 16pin-SOP(300mil)


eMMC-NAND

EMMC08G-M325-A52/BGA153/S  
10HB\_FBGA15\_169\_000-GB





20171102  
BOM MODIFY to be 8GB EMMC

20171102  
Add pull high resistor


20171102  
PIN3 modify to be pull high.






J-TAG



GIGABYTE TECHNOLOGY CORPORATION		
Title	SPI Flash_eMMC	
Size	Document Number	Rev
	MZSC2AM_(LINARO 96)	0.3
Date	Monday, January 15, 2018	Sheet 9 of 36



20171102  
ADD PULL  
HIGH R213  
to P3V3



20171102  
ADD PSIN#-1V8

20171102  
I2C0 modify to be test point. Using I2C1 bus only.

20171102  
SWAP to be I2C1 bus

20171102  
rename to be I2C1 bus

20171102  
SWAP to be I2C1 bus

20171110  
Add Level Shift  
circuit for RTC





**GIGABYTE TECHNOLOGY CORPORATION**


Title: CPU Strap, PM, I2C & HSUART

Size: Document Number: MZSC2AM\_(LINARO 96) Rev: 0.3



Date: Monday, January 15, 2018 Sheet: 10 of 36



















CPU I/F Level: 1.8V



### RTL8211E








**GIGABYTE TECHNOLOGY CORPORATION**


Title: ETHERNET RTL8211E\_1

Size: Document Number: Rev: 0.3


Date: Monday, January 15, 2018 Sheet: 15 of 36









AZ1045-04F/MSOP10[10DE2-501045-10R\_10DE2-543012-00R\_10DE2-551004-00R]





AZ1045-04F/MSOP10[10DE2-501045-10R\_10DE2-543012-00R\_10DE2-551004-00R]




AZ1045-04F/MSOP10[10DE2-501045-10R\_10DE2-543012-00R\_10DE2-551004-00R]





AZ1045-04F/MSOP10[10DE2-501045-10R\_10DE2-543012-00R\_10DE2-551004-00R]














XI & XO follow differential layout rule for Min. jitter





### H/W Strapping

ASM-SPI-SO  
 0: Spin up by H/W  
 1: Spin up by S/W



### CLOSE TO IC





**PCI Express Gen.2  
(90Ohm-differential)**

**USB (90Ohm-differential)**

uPD720201

**Put close to U1**  
Short and broad connection to GND  
Don't split R33 into multiple resistors.

Put close to CN4

20171128  
SWAP PIN for Layout routing

Put close to CN3

20171128  
SWAP PIN for Layout routing



















Put close to CN2

Put close to CN1



**GIGABYTE TECHNOLOGY CORPORATION**

Title		PCIe to USB 3.0_uPD720201_1	
Size	Document Number	Rev	
	MZSC2AM_(LINARO 96)	0.3	
Date	Monday, January 15, 2018	Sheet	21 of 36



PPON1	C530	0.1u/4/X7R/16V/K
USB-OC#1	C529	0.1u/4/X7R/16V/K
PPON2	C532	0.1u/4/X7R/16V/K
USB-OC#2	C531	0.1u/4/X7R/16V/K
PPON3	C534	0.1u/4/X7R/16V/K
USB-OC#3	C533	0.1u/4/X7R/16V/K
PPON4	C410	0.1u/4/X7R/16V/K
USB-OC#4	C413	0.1u/4/X7R/16V/K


20171128 SWAP PIN for Layout routing

20171128 SWAP PIN for Layout routing

20171128 SWAP PIN for Layout routing




20171128 SWAP PIN for Layout routing








20171102  
Add NUT Location for HS(TOP side)





20171102  
Add LEVEL Shift for CPU



20171102  
Connect pin3 and pin4 together



20171102  
rename to be I2C1 bus



20171110  
Add Jumper for auto boot setting

**GIGABYTE TECHNOLOGY CORPORATION**

Title: **ATX**


Size: Document Number: **MZSC2AM\_(LINARO 96)** Rev: **0.3**

Date: Monday, January 15, 2018 Sheet: 23 of 36

# P\_USB3VDD10

P\_USB3VDD10 / 1.05V  
1.81A peak

$$V_{out} = V_{ref} * (1 + R_a/R_b) = 0.6 * (1 + 4.64k/6.04k) = 1.0609V$$




Cap load don't over then 470uF

# POV95


Voltage level : 0.95V  
Max current : 7.3A

OCP 38.3K/12A  
Fsw RF 850KHz 180K/154K to VREG (default)  
power on : CCM  
power off: skip mode










VOLTAGE		VOLTAGE OUT
REFIN	REFIN2	1.05
GND	GND	1.2
FLOAT	GND	1.5
GND	FLOAT	1.35
FLOAT	FLOAT	1.35
Resistor Dividers	FLOAT or GND	Adjustable from 0.6 to 2.0

MODE	FREQUENCY
GND	400
FLOAT	800


TRIP	OC (A)
GND	8
5V	12
FLOAT	16

	LP#
TPS51363	
TPS51367	V







# P1V8-DDR0




# P1V8-DDR1



# P1V8-PCIE0



# P1V8-PCIE1




GIGABYTE TECHNOLOGY CORPORATION


Title	Power_P1V8-PCIE		
Size	Document Number	MZSC2AM_(LINARO 96)	Rev 0.3
Date	Monday, January 15, 2018	Sheet	29 of 36




# P2V5-DDR0




# P2V5-DDR1



# DDR4VTT-DDR0




# DDR4VTT-DDR1












# GPIO Table(SIO)

SIO Pin Out (pin number)	Net Name	I/O	Usage(Hi/Lo/Chipset Default)
PD0 (N38)		INPUT	CONNECT TO DSW3_PIN1
PD1 (N37)		INPUT	CONNECT TO DSW3_PIN2
PD2 (N36)		INPUT	CONNECT TO DSW3_PIN3
PD3 (N34)		INPUT	CONNECT TO DSW3_PIN4
PD4 (P38)		INPUT	CONNECT TO DSW3_PINS
PD5 (P37)		INPUT	CONNECT TO DSW3_PIN6
PD6 (P35)		INPUT	CONNECT TO DSW3_PIN7
PD7 (P34)		INPUT	CONNECT TO DSW3_PIN8
PD8 (R38)	PSIN#-1V8	INPUT	POWER BUTTOM PUSH 4sec. for POWEROFF REQUEST
PD9 (R36)	PWROFF#	OUTPUT	TURN OFF ATX POWER SUPPLY (ACTIVE:LOW)
PD10 (R35)	CPU-PD10	I/O	GPIO
PD11 (R34)	CPU-PD11	I/O	GPIO
PD12 (T38)	CPU-PD12	I/O	GPIO
PD13 (T37)	CPU-PD13	I/O	GPIO
PD14 (T36)	PCIE1EXTINT	INPUT	PCIE1 PRESET DETECT(ACTIVE:LOW)
PD15 (T34)	PCIE0EXTINT	INPUT	PCIE0 PRESET DETECT(ACTIVE:LOW)
PD16 (U38)	PHY2-INT#	INPUT	PHY2 INTERRUPT
PD17 (U37)	PHY1-INT#	INPUT	PHY1 INTERRUPT
PD18 (U35)	CPU-PD18	I/O	GPIO
PD19 (U34)	CPU-PD19	I/O	GPIO
PD20 (V38)	CPU-PD20	I/O	GPIO
PD21 (V36)	CPU-PD21	I/O	GPIO
PD22 (V35)	CPU-PD22	I/O	GPIO
PD23 (V34)	CPU-PD23	I/O	GPIO
PD24 (W38)	CPU-PD24	I/O	GPIO
PD25 (W37)	CPU-PD25	I/O	GPIO
PD26 (W36)	PEC-PD26	OUTPUT	P2V5-DDR1/P1V2-DDR1/DDR4VTT-DDR1 POWER ENABLE CONTROL(ACTIVE:LOW)
PD27 (W34)	PEC-PD27	OUTPUT	P1V8-DDR1 POWER ENABLE CONTROL(ACTIVE:LOW)
PD28 (Y38)	PEC-PD28	OUTPUT	P2V5-DDR0/P1V2-DDR0/DDR4VTT-DDR0 POWER ENABLE CONTROL(ACTIVE:LOW)
PD29 (Y37)	PEC-PD29	OUTPUT	P1V8-DDR0 POWER ENABLE CONTROL(ACTIVE:LOW)
PD30 (Y35)	PEC-PD30	OUTPUT	P0V95-PCIE1/P1V8-PCIE1 POWER ENABLE CONTROL(ACTIVE:LOW)
PD31 (Y34)	PEC-PD31	OUTPUT	P0V95-PCIE0/P1V8-PCIE0 POWER ENABLE CONTROL(ACTIVE:LOW)

	<b>GIGABYTE TECHNOLOGY CORPORATION</b>		
	Title: Power_DDR4VTT-DDR		
	Size	Document Number	Rev
		MZSC2AM_(LINARO 96)	0.3
Date:	Monday, January 15, 2018		Sheet 33 of 36



**Differential**



**MOUNTING HOLE**

