




Schematics			
Project:	Oxalis_V210.PrjPcb	www.ebs-systart.com	
Document:	TOPSHEET.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	1
Status:	Freigegeben		





Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrjPcb		www.ebs-systart.com	
Document:	Power.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	2





Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PriPcb		www.ebs-systart.com	
Document:	Power_VCC_5.0V_3.8V_3.3V.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	3
Status:	Freigegeben		





Schematics		 ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrjPcb			
Document:	Power_VCC_2.5V_1.8V_1.5V_1.25V.SchDoc	www.ebs-systart.com	
Author:	SAM	Date:	03.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	4




Schematics		 ENTWICKLUNG UND PRODUKTION www.ebs-systart.com	
Project: Oxalis_V210.PriPcb			
Document:	Power_VCC_1.20V.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	5
Status:	Freigegeben		





Schematics		 ENTWICKLUNG UND PRODUKTION www.ebs-systart.com	
Project: Oxalis_V210.PriPcb			
Document:	Power_VCC_1.0V.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	6
Status:	Freigegeben		






Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrfPcb		www.ebs-systart.com	
Document:	SoM_Connector.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	7
Status:	Freigegeben		





Schematics		 ENTWICKLUNG UND PRODUKTION www.ebs-systart.com	
Project: Oxalis_V210.PriPcb			
Document:	I2C_LevelShifter_1V8_3V3.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	8










Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrfPcb		www.ebs-systart.com	
Document:	USB3.0_Hub.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	9
Status:	Freigegeben		





Schematics		 ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrjPcb			
Document:	USB3.0_Power.SchDoc	www.ebs-systart.com	
Author:	SAM	Date:	03.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	10







Schematics		 ENTWICKLUNG UND PRODUKTION www.ebs-systart.com	
Project: Oxalis_V210.PriPcb			
Document:	USB3.0_Connector.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	11
Status:	Freigegeben		



Schematics		 ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrijPcb			
Document:	PCI_Express.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	12
Status:	Freigegeben		





Schematics			
Project: Oxalis_V210.PriPcb			
Document:	SATA.SchDoc	www.ebs-systart.com	
Author:	SAM	Date:	03.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	13



IC12C VSC8211


GMII	RGII	MII	TBI	RTBI	RTBI	TBI	MII	RGII	GMII
TXCLK	TXCLK	N/U	TXCLK	TXCLK	N/U	RXCLK1	TXCLK	N/U	N/U
TXD0	TXD10/4	TXD10	TXD10	TXD10/5	RXC	RXCLK0	RXCLK	RXC	RXCLK
TXD1	TXD11/5	TXD11	TXD11	TXD11/6	RXDO0/5	RXDO0	RXDO0	RXDO0/4	RXD0
TXD2	TXD12/6	TXD12	TXD12	TXD12/7	RXDO1/6	RXDO1	RXDO1	RXDO1/5	RXD1
TXD3	TXD13/7	TXD13	TXD13	TXD13/8	RXDO2/7	RXDO2	RXDO2	RXDO2/6	RXD2
TXD4	N/U	N/U	TXD14	N/U	RXDO3/8	RXDO3	RXDO3	RXDO3/7	RXD3
TXD5	N/U	N/U	TXD15	N/U	N/U	RXDO4	N/U	N/U	RXD4
TXD6	N/U	N/U	TXD16	N/U	N/U	RXDO5	N/U	N/U	RXD5
TXD7	N/U	N/U	TXD17	N/U	N/U	RXDO6	N/U	N/U	RXD6
TXEN	N/U	TXEN	TXD18	N/U	N/U	RXDO7	N/U	N/U	RXD7
TXERR	TXCTL	TXERR	TXD19	TXD14/9	N/U	RXDO8	RXDV	N/U	RXDV
					N/U	RXDO9	RXERR	RXCTL	RXER
					N/U	COMDET	CRS	N/U	CRS
					N/U	CLK125	COL	N/U	COL









JTAG required:
 TCK -> 2k Pulldown

JTAG not required
 TCK -> 0R Pulldown
 TDI -> tied high to VDDIOCTRL
 TDO -> left floating
 TMS -> tied high to VDDIOCTRL
 TRST -> 2k Pulldown


Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project:	Oxalis_V210.PrfPcb	www.ebs-systart.com	
Document:	Ethernet_PHY_SGMII.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	14
Status:	Freigegeben		



Schematics		 ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PriPcb			
Document:	Reset_Duplexer.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	15
Status:	Freigegeben		







RX_CLK: No Pullup -> Managed Mode
 RXD0-RXD3 + RX_CTL -> Phy Address 0b10111




MDIO Pull-Up is fitted at SoM


Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project:	Oxalis_V210.PrjPcb	www.ebs-systart.com	
Document:	Ethernet_PHY_RGMII.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	16
Status:	Freigegeben		










Schematics			
Project: Oxalis_V210.PrbPcb		www.ebs-systart.com	
Document:	Ethernet_Connector.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	17
Status:	Freigegeben		







Schematics		 ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PriPcb			
Document:	JTAG_UART_Switch.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	18




Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrbPcb		www.ebs-systart.com	
Document:	CMSIS-DAP_Interface.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	19
Status:	Freigegeben		





Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrjPcb		www.ebs-systart.com	
Document:	JTAG.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	20





Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project:	Oxalis_V210.PrjPcb	www.ebs-systart.com	
Document:	96boards_Expansion_Connector.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	21
Status:	Freigegeben		




Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrjPcb		www.ebs-systart.com	
Document:	I2C_IO-Expander.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	22
Status:	Freigegeben		





Schematics		 ENTWICKLUNG UND PRODUKTION www.ebs-systart.com	
Project: Oxalis_V210.PriPcb			
Document:	User_LEDs_and_Button.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	23
Status:	Freigegeben		



Schematics		EBS SYSTART ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PriPcb		www.ebs-systart.com	
Document:	MicroSD-Card.SchDoc	Date:	03.04.2018
Author:	SAM	Date:	17.04.2018
Auditor:	MSB	Page:	24
Status:	Freigegeben		




Schematics		 ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrjPcb			
Document:	External_Fan_Connector.SchDoc	www.ebs-systart.com	
Author:	SAM	Date:	03.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	25



Reset the whole board from JTAG-Connector
 - populate R117 and R206
 - do not populate R207 and R208

Reset only LS1012A from JTAG-Connector
 - populate R207 and R208
 - do not populate R117 and R206

Schematics		 ENTWICKLUNG UND PRODUKTION	
Project: Oxalis_V210.PrjPcb			
Document:	Reset.SchDoc	www.ebs-systart.com	
Author:	SAM	Date:	03.04.2018
Auditor:	MSB	Date:	17.04.2018
Status:	Freigegeben	Page:	26