

Revision History			
REV.	REV. BY	DESCRIPTION	DATE

V1.0.0

Change_Note

SC2355A_module_SCH_V1.0.0

D

D

C

C

B

B


A

A


Title & No.		SC2355A_module_SCH_V1.0.0	
Revision No.		00000001	
Author	Date	Department	
Zeming Chen	2018-03-13	Hardware DEPT.	
City	Date	Company	
Leicester, Ma	2018-03-13	Spreadtrum communications, Inc.	
Approved	Date	Company	
Geni Wang	2018-03-13	Spreadtrum communications, Inc.	

REVISION HISTORY			
REV.	DATE	DESCRIPTION	BY


WIFI ANT




WIFI SAW & 5G FEM




BT ANT & SAW



Header x40



UWP5661 (SC2355A)







REV	DATE	DESCRIPTION	BY


REV	DATE	DESCRIPTION	BY

Spreadtrum communications, Inc.


REVISION HISTORY			
REV.	DATE	DESCRIPTION	BY




USB0 CONN




Flash



USB1 CONN



TCXO/DCXO



REVISION HISTORY			
REV.	DATE	DESCRIPTION	BY


TITLE & REV.			
DESCRIPTION NO.			
DESIGNED BY	DATE	APPROVED BY	
CHKD BY	DATE	COMPANY	Spreadtrum communications, Inc.
APPROVED BY	DATE		
CONTROLLING AND IDENTIFYING			SHEET 2 OF 4

REVISION HISTORY			
REV.	REV. NO.	DESCRIPTION	DATE


Strappin

FREQ_SEL	
0	38.4MHz
1	20MHz
BONDING_OPT	
0	buffer mode
1	XO mode
LP_MODE	
0	normal mode
1	low-power mode


RFCTL7	RFCTL6	RFCTL5	WiFi/BT/FM	GNSS
1	1	0	PCIe boot	PCIe boot
1	1	1	SDIO boot	SDIO boot
0	1	0	ROM Code boot(UART)	ROM Code boot(UART)
1	0	1	PCIe boot	ROM Code boot(UART)
0	1	1	SDIO boot	ROM Code boot(UART)
0	0	1	SPI NOR Flash boot	ROM Code boot(UART)



Interface



GND TEST POINT



JTAG

PCIE

SDIO

Mechanical Key			x1 Connector		
Pin	SubA	SubA	Pin	SubB	SubA
1	1.2V	PRESENT	12	RSV	GND
2	1.2V	1.2V	13	GND	REFCLKA
3	1.2V	1.2V	14	DETPO	REFCLKA
4	GND	GND	15	PETNO	GND
5	SMBLK	TCK	16	GND	PERNO
6	SMBAT	TDI	17	PRESENT	PERNO
7	GND	TD0	18	GND	GND
8	3.3V	TMS			
9	TRST	3.3V			
10	3.3Vaux	3.3V			
11	WAKE	PERST			